

LKS32MC08x Datasheet

© 2019 All rights reserved by Linko Semiconductor Confidential. Unauthorized dissemination is prohibited.

1 Overview

1.1 Function

LKS32MC08x is a 32-bit main stream MCU targeting motor control applications.

Features

- ➤ 96MHz 32-bit RISC core
- > Customized instruction set DSP for motor control
- Ultra low power sleep mode, 10uA sleep current with MCU low low power consumption
- Industrial temperature range
- > High ESD and group pulse reliability

Memory

- ➤ 64/32kB Flash with optional encryption to prevent hex theft
- > 8kB RAM

Operating Conditions

- ➤ Dual power supply. The MCU is powered by 2.2V ~ 5.5V voltage(B-version chip is powered by 3.0V~5.5V), with an integrated internal LDO for the digital circuit.
- ➤ Operating Conditions: -40~105°C

Clock

- \triangleright 4MHz built-in high-precision RC oscillator, with an accuracy of ± 1% at -40~105 °C
- > 32KHz built-in low-speed clock for low-power mode
- Operating on an external 4MHz crystal is available
- > Internal PLL up to 96 MHz

Peripheral Modules

- > Two UARTs
- One SPI, support master-slave mode
- One IIC, support master-slave mode
- ➤ One CAN-bus (084D without CAN), recommended to use external crystal as reference clock
- > Two 16-bit standard timers (TIM), support capture and edge-aligned PWM function
- > Two 32-bit standard timers (TIM), support capture and edge-aligned PWM function; support orthogonal code input, CW/CCW input, and pulse&symbol input
- Motor control PWM module, supports 8 channels/4 pairs of PWM waveform output, independent dead-band control
- ➤ Hall signal interface with speed measurement and debouncing function
- Hardware watchdog
- ➤ 4 Groups of 16bit GPIO at the most. P0.0/P0.1/P1.0/P1.1 could be used as wake-up source。
 P0.15 ~ P0.0 could be used as external IRQ source

1



Analog Modules

➤ 12bit SAR ADC, simultaneous double sampling, 3Msps sampling and conversion rate, up to 13 analog signal channels

- Four operational amplifiers. Differential PGA mode is available.
- ➤ Two comparators. Hysteresis mode is available.
- ➤ 12bit digital-to-analog converter (DAC)
- ➤ ± 2 °C built-in temperature sensor
- > 1.2V 0.8% built-in linear regulator
- > Low-power LDO and power monitoring circuit
- > RC oscillator with high precision and low temperature drift
- Crystal oscillator circuits

1.2 Performance Advantages

- ➤ High reliability, high integration level, small package size, saving BOM cost;
- ➤ Integrated 4 channels high-speed OPAs and 2 channels comparators, meeting the needs of different system topology like single resistance/double resistance/three resistance current sampling;
- ➤ High-speed OPA is integrated with over-voltage protection circuit, which allows high-voltage common-mode signals to be input, which could support direct current sampling of MOSFET resistance with the simplest circuit topology.
- ➤ Via a proprietary technique, ADC and high-speed OPA could cooperate well, making them able to handle a wider current dynamic range, while ensuring the sampling precision of high-speed small current and low-speed hight current;
- > The control circuit is simple and efficient, with strong anti-interference ability, stable and reliable;
- ➤ Supports IEC/UL60730 functional safety certification;

Applicable to control systems such as inductive BLDC/non-inductive BLDC/inductive FOC/non-inductive FOC and stepper motors, permanent magnet synchronous and asynchronous motors.

1.3 Naming Conventions




Fig. 1-1 Naming Conventions of Linko Components



1.4 Resource Diagram

P3_14 P3_15 Global Analog Bus 8kB SRAM 64kB flash MCU Interrupt controller SWD CMP (x2) PGA (x4) 12bit DAC HALL Timer (x4) DSP REF **Analog Resources Digital Resources** IIC Master/Slave SPI Master/Slave UART Tx/Rx (x2) I/O Multiplexer Peripheral Resources CAN Power down Detector 96MHz PLL POR/BOR External RST Xtal Oscillator **Clock Resources** Power & Reset System

LKS32MC080R8T8 Resource Diagram

Fig. 1-2 LKS32MC080R8T8 Resource Diagram

For detail resource information of other devices, please refer to chip selection guide.

1.5 FOC System Example




Fig. 1-3 LKS32MC08x Simplified Schematic of FOC System

2 Device Selection Guide

Table 2-1 LKS08x family device selection guide

								14	510 -		11100	021	aiiii	uevice	Bereet	1011 gu	iuc					
	Frequency (MHz)	Flash (kB)	RAM (kB)	ADC ch.	DAC	Comparator	Comparator ch.	OPA	HALL	IdS	IIC	UART	CAN	Temp. Sensor	TTId	QEP	Gate driver	Gate Driver current (A)	Pre-drive supply (V)	Gate floating voltage (V)	Others	Package
LKS32MC080R8T8(B)	96	64	8	13	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes						LQFP64
LKS32MC081C8T8(B)	96	64	8	12	12BITx1	2	9	4	3	1	1	2		Yes	Yes							TQFP48
LKS32MC082K8Q8(B)	96	64	8	8	12BITx1	2	6	3	3	1	1	2		Yes	Yes							QFN5*5 32L-0.75
LKS32MC083C8T8(B)	96	64	8	12	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes						TQFP48
LKS32MC084DF6Q8	96	32	8	11	12BITx1	2	7	3	3	1	1	2		Yes	Yes		6N	+1.2/-1.5	4.5~20*1	200		QFN5*5 40L-0.75
LKS32AT085C8Q9	96	64	8	12	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes						QFN6*6 48L-0.55
LKS32AT086N8Q9	96	64	8	11	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes	6N	+1.2/-1.5	4.5~20	200		QFN6*6 52L-0.55
LKS32MC086N8Q8	96	64	8	11	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes	6N	+1.2/-1.5	4.5~20	200		QFN6*6 52L-0.55
LKS32MC087M6S8(B)	96	32	8	5	12BITx1	2	6	2	3			1		Yes	Yes							SSOP24L
LKS32MC087AM6S8(B)	96	32	8	5	12BITx1	2	6	2	3			1		Yes	Yes							SSOP24L
LKS32MC087CM8S8(B)	96	64	8	5	12BITx1	2	6	2	3			1	Yes	Yes	Yes							SSOP24L
LKS32MC087DM6S8	96	32	8	5	12BITx1	2	6	2	3			1		Yes	Yes		3P3N	+0.05/-0.3	7~28		5V LDO*2	SSOP24L
LKS32MC087EM6S8	96	32	8	5	12BITx1	2	7	2	3			1		Yes	Yes		3P3N	+0.05/-0.3	7~28		5V LDO	SSOP24L
LKS32MC088C6T8(B)	96	32	8	12	12BITx1	2	9	4	3	1	1	2		Yes	Yes							TQFP48
LKS32MC088KU8Q8	96	64	8	8	12BITx1	2	7	3	3	1	1	2	Yes	Yes	Yes	Yes	6N	+0.45/-1	4.5~20	600	5V LDO	QFN43L
LKS32MC088K2U8Q8	96	64	8	8	12BITx1	2	7	3	3	1	1	2	Yes	Yes	Yes	Yes	6N	+0.45/-1	4.5~20	600	5V LDO	QFN43L
LKS32AT089XLN8Q9	96	64	8	11	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes	6N	+1.2/-1.5	4.5~20	200	5V LDO	QFN6*6 52L-0.55

^{*1:} Some devices are divided into different versions due to the integration of multiple pre drives. The power supply voltage range of the pre drive is different. Please refer to the electrical performance parameters for details.

^{*2:} Some devices are equipped with a 5V LDO, which is powered by 7.5~28V VCC and could supply 5V to MCU or peripheral devices. Please refer to Pin as-



signment table for more information.

3 Pin Assignment

3.1 Pin Assignment and Pin Function Description

3.1.1 Special Notes

The red pin in the pin assignment figures below has built-in pull-up resistors: RSTN has a $100k\Omega$ built-in pull-up resistor, which is enabled automatically after power-up. SWDIO/SWCLK has a $10k\Omega$ built-in pull-up resistor, which is enabled automatically after power-up. The remaining red pins have $10k\Omega$ built-in pull-up resistors, which could be software-enabled.

UARTx_TX(RX): UART TX and RX support interchange. When the second function of GPIO is selected as UART, and GPIO_PIE is input enabled, it can be used as UART_RX; when GPIO_POE is enabled, it can be used as UART_TX. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

SPI_DI(DO): The DI and DO of SPI can also be interchanged. When the second function of GPIO is SPI, and GPIO_PIE is input enable, it can be used as SPI_DI; when GPIO_POE is output enable, it can be used as SPI_DO. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

3.1.2 LKS32MC080R8T8(B)



Fig. 3-1 LKS32MC080R8T8(B) Pin Assignment

Table 3-1 LKS32MC080R8T8(B) Pin Function Description

No.	Pin Name	Туре	Function
1	ADC_CH4/DAC_OUT/P0.0	Input/Output	ADC channel4/DAC output/P0.0, with a 10k soft-
			ware-enabled built-in pull-up resistor
2	ADC_CH6/ P0.1	Input/Output	ADC channel 6 /P0.1
3	RSTN/P0.2	Input/Output	RSTN/P0.2 is usually used as RSTN. Add a 100nF ground capacitor, plus a 100k built-in pull-up resistor. A 10k~20k pull-up resistor between AVDD and RSTN on PCB is recommended. Use a 100nF capacitor if the pull-up resistor is present.
4	AVSS	Ground	System Ground

No.	Pin Name	Туре	Function
			Chip power input. Off-chip decoupling capacitor
5	AVDD	Power	≥1uF is recommended, and should be placed as close
	pa 2	To and 10 days	as possible to the AVDD pin.
6	P3.2	Input/Output	P3.2
7	P3.4	Input/Output	P3.4
8	SCL/TIM2_CH0/ADC_CH7/P0.3	Input/Output	I2C Clock/Timer2 channel0/ADC channel7/P0.3
9	SDA/TIM2_CH1/ADC_CH8/P0.4	Input/Output	I2C Data/Timer2 channel1/ADC channel8/P0.4
10	ADC_CH9/P0.5	Input/Output	ADC channel9/P0.5
11	UART1_TX(RX)/TIM1_CH0/CAN_RX/P0.6	Input/Output	UART1 RXD/Timer1 channel0/CAN RX/P0.6, with a
			10k software-controllable built-in pull-up resistor
12	UART1_TX(RX)/TIM1_CH1/CAN_TX/P0.7	Input/Output	UART1 TXD/Timer1 channel1/CAN TX/P0.7, with a
			10k software-controllable built-in pull-up resistor
13	SPI_CS/P1.1	Input/Output	SPI CS /P1.1
14	MCPWM_CH1P/TIM2_CH0/P2.11	Input/Output	Motor PWM channel1 high-side output/Timer2
		. , .	channel0/P2.11
15	MCPWM_CH1N/TIM2_CH1/ADC_TRIG2/P2.12	Input/Output	Motor PWM channel1 low-side output/Timer2
	_ , _ , _ ,	1 / 1	channel1/ADC trigger signal2/P2.12
16	P0.8	Input/Output	P0.8
17	SCL/TIM2_CH0/P0.9	Input/Output	I2C Clock/ Timer2 channel0/P0.9
18	SDA/TIM2_CH1/P0.10	Input/Output	I2C Data/ Timer2 channel1/P0.10
19	HALL_INO/TIM3_CH0/ADC_CH15/CMP0_IP1/P0.11	Input/Output	Hall sensor A-phase Input/Timer3 channel0/ADC
	11122_1110/ 11110_0110/1120_01120/ 0111 0_11 1/1 0111	input/ output	channel15/Comparator0 positive Input1/P0.11
	HALL_IN1/TIM3_CH1/CAN_RX/ADC_CH16/CMP0_IP	Input/Output	Hall sensor B-phase Input/Timer3 channel1/CAN
20	2/P0.12		RX/ADC channel16/ Comparator0 positive Input2/
	2,10122		P0.12
21	HALL_IN2/CAN_TX/ADC_CH17/CMP0_IP3/P0.13	Input/Output	Hall sensor C-phase Input/CAN TX/ADC channel17/
	iniaa_iva_ dini_inifiad_dini/ dini d_ii d/i dili	input/ output	Comparator 0 positive Input 3/P0.13
			Comparator Output/Motor PWM breaking sig-
22	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH1/	Input/Output	nal1/SPI Clock/Timer0 channel1/ADC trigger sig-
	ADC_TRIGO/SIF/ADC_CH10/CMP0_IP4/P0.14	input/ output	nal0/SIF/ADC channel10/Comparator0 positive
			Input4/P0.14
	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TIM0_C		Motor PWM channel0 high-side output/UART0
23	H0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	RXD/SPI Data Output/Timer0 channel0/ADC trigger
	110/1125_11441/ 4111 0_114/1 0.15		signal1/Comparator0 negative Input/P0.15
			Motor PWM channel0 low-side output/UART0
24	MCPWM_CH0N/UART0_TX(RX)/SPI_DI(D0)/P1.0	Input/Output	TXD/SPI data Input/ P1.0, with a 10k soft-
			ware-controllable built-in pull-up resistor
25	P3.6	Input/Output	P3.6
26	TIM3_CH0/ P1.2	Input/Output	Timer3 channel0/P1.2
27	TIM3_CH1/ADC_CH5/P1.3	Input/Output	Timer3 channel1/ADC channel5/P1.3, with a 10k
	11.10_0111/1100_0110/1 1.0	input/ Output	software-controllable built-in pull-up resistor
28	OPA0_IP/P3.5	Input/Output	OPA0 positive Input/P3.5

No.	Pin Name	Туре	Function
29	OPA0_IN/P3.7	Input/Output	OPA0 negative Input/P3.7
30	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	ADC channel11/OPAx Output/LDO15 Output/P2.7, with a 10k software-controllable built-in pull-up resistor
31	OPA1_IP/P3.0	Input/Output	OPA1 positive Input/P3.0
32	OPA1_IN/P3.1	Input/Output	OPA1 negative Input/P3.1
33	UART1_TX(RX)/TIM3_CH0/OSC_IN/P2.8	Input/Output	UART1 RXD/Timer3 channel0/Crystal Oscillator Input/P2.8, with a 10k software-controllable built-in pull-up resistor, if connected to a crystal, add a 15pf shut capacitor to ground
34	UART1_TX(RX)/TIM3_CH1/OSC_OUT/P3.9	Input/Output	UART1 TXD/Timer3 channel1/Crystal Oscillator Output/P3.9, with a 10k software-controllable built-in pull-up resistor, if connected to a crystal, add a 15pf shut capacitor to ground
35	MCPWM_CH1N/P1.12	Input	Motor PWM channel1 low-side output/P1.12
36	SPI_CLK/TIM0_CH0/P1.13	Input/Output	SPI Clock/ Timer0 channel0/P1.13
37	SPI_DI(DO)/TIM0_CH1/P1.14	Input	SPI DO/ Timer0 channel1/P1.14
38	MCPWM_CH2N/P1.15	Input/Output	Motor PWM channel2 low-side output/P1.15
39	SPI_CS/TIM2_CH1/P2.0	Input/Output	SPI CS/ Timer2 channel1/P2.0
40	LRC/MCPWM_CH0P/P1.4	Input/Output	32kHz RC Clock Output/Motor PWM channel0 high-side output/P1.4
41	HRC/MCPWM_CH0N/P1.5	Input/Output	4MHz RC Clock Output/Motor PWM channel0 low-side output/P1.5
42	MCPWM_CH1P/P1.6	Input/Output	Motor PWM channel1 high-side output/P1.6
43	MCPWM_CH1N/P1.7	Input/Output	Motor PWM channel1 low-side output/P1.7
44	MCPWM_CH2P/P1.8	Input/Output	Motor PWM channel2 high-side output/P1.8
45	MCPWM_CH2N/P1.9	Input/Output	Motor PWM channel2 low-side output/P1.9
46	ADC_CH13/MCPWM_CH3P/UART0_TX(RX)/SCL/TI M0_CH0/ ADC_TRIG2/P1.10	Input/Output	Motor PWM channel3 high-side output/UART0 RXD/I2C Clock/Timer0 channel0/ADC trigger signal2/P1.10, with a 10k software-controllable built-in pull-up resistor
47	MCPWM_CH3N/UART0_TX(RX)/SDA/TIM0_CH1/ ADC_TRIG3/SIF/P1.11	Input/Output	Motor PWM channel3 low-side output/UART0 TXD/I2C Data/Timer0 channel1/ADC trigger signal3/P1.11, with a 10k software-controllable built-in pull-up resistor
48	OPA2_IP/P3.10	Input/Output	OPA2 positive Input/P3.10
49	OPA2_IN/P3.11	Input/Output	OPA2 negative Input/P3.11
50	SPI_DI(DO)/SCL/ADC_CH12/CMP0_IP0/P2.9	Input/Output	SPI DataInput/I2C Clock/ADC chan- nel12/Comparator0 positive Input0/P2.9
51	SPI_DI(DO)/SDA/P2.10	Input/Output	SPI Data Output/I2C Data/P2.10, with a 10k software-controllable built-in pull-up resistor
52	OPA3_IN/P3.14	Input/Output	OPA3 negative Input/P3.14

No.	Pin Name	Туре	Function
53	OPA3_IP/P3.15	Input/Output	OPA3 positive Input/P3.15
54	SPI_CLK/ADC_CH14/CMP1_IP0/P2.1	Input/Output	SPI Clock/ADC channel14/Comparator1 positive Input0/P2.1, with a 10k software-controllable built-in pull-up resistor
55	CMP1_IN/P2.2	Input/Output	Comparator1 negative Input/P2.2
56	CMP1_OUT/MCPWM_BKIN0/SPI_CS/REF/P2.3	Input/Output	Comparator1 Output/Motor PWM breaking sig- nal0/SPI chip select signal/Voltage Reference/P2.3
57	HALL_IN0/MCPWM_CH2P/UART1_TX(RX)/TIM1_C H0/ADC_TRIG3/CAN_RX/CMP1_IP1/P2.4	Input/Output	Hall sensor A-phase Input/Motor PWM channel2 high-side output/UART1 RXD/Timer1 chan- nel0/ADC trigger signal3/CAN RX/Comparator1 positive Input1/P2.4, with a 10k soft- ware-controllable built-in pull-up resistor
58	HALL_IN1/MCPWM_CH2N/UART1_TX(RX)/TIM1_C H1/ADC_TRIG0/CAN_TX/CMP1_IP2/P2.5	Input/Output	Hall sensor B-phaseInput/Motor PWM channel2 low-side output/UART1 TXD/Timer1 channel1/ADC trigger signal0/CAN TX/Comparator1 positive In- put2/P2.5, with a 10k software-controllable built-in pull-up resistor
59	HALL_IN2/MCPWM_CH3P/TIM3_CH0/ ADC_TRIG1/CMP1_IP3/P2.6	Input/Output	Hall sensor C-phase Input/Motor PWM channel3 high-side output /Timer3 channel0/ADC trigger signal1/Comparator1 positive Input3/P2.6, with a 10k software-controllable built-in pull-up resistor
60	MCPWM_CH3N/TIM3_CH1/P2.13	Input/Output	Motor PWM channel3 low-side output /Timer3 channel1/ P2.13
61	SWCLK	Input	SWD Clock , with 10k built-in pull-up resistor
62	SWDIO	Input/Output	SWD Data, with 10k built-in pull-up resistor
63	SCL/P2.14	Input/Output	I2C Clock/P2.14
64	SDA/P2.15	Input/Output	I2C Data/P2.15

3.1.3 LKS32MC081C8T8(B)/LKS32MC088C6T8(B)



Fig. 3-2 LKS32MC081C8T8(B)/LKS32MC088C6T8(B) Pin Assignment

Table 3-2 LKS32MC081C8T8(B)/LKS32MC088C6T8(B) Pin Function Description

No.	Pin Name	Туре	Function
1	ADC CHA/DAC OUT/D0 0	Innut/Outnut	ADC channel4/DACOutput/P0.0, with a 10k soft-
1	ADC_CH4/DAC_OUT/P0.0	Input/Output	ware-controllable built-in pull-up resistor
			RSTN/P0.2 is usually used as RSTN. Add a 100nF
	RSTN/P0.2		ground capacitor, plus a 100k built-in pull-up resis-
2		Input/Output	tor. A 10k~20k pull-up resistor between AVDD and
			RSTN on PCB is recommended. Use a 100nF capaci-
			tor if the pull-up resistor is present.
3	AVSS	Ground	System Ground
4	AUDD	Danasa	Chip power input. Off-chip decoupling capacitor
4	AVDD	Power	≥1uF is recommended, and should be placed as close

No.	Pin Name	Туре	Function
			as possible to the AVDD pin.
5	P3.2	Input/Output	P3.2
6	SCL/TIM2_CH0/ADC_CH7/P0.3	Input/Output	I2C Clock/Timer2 channel0/ADC channel7/P0.3
7	SDA/TIM2_CH1/ADC_CH8/P0.4	Input/Output	I2C Data/Timer2 channel1/ADC channel8/P0.4
8	ADC_CH9/P0.5	Input/Output	ADC channel9/P0.5
9	UART1_TX(RX)/TIM1_CH0/P0.6	Input/Output	UART1 RXD/Timer1 channel0/P0.6, with a 10k
9	UARTI_IX(RX)/TIMIT_CHO/FU.0	input/Output	software-controllable built-in pull-up resistor
10	UART1_TX(RX)/TIM1_CH1/P0.7	Input/Output	UART1 TXD/Timer1 channel1/P0.7, with a 10k
10	OAKTI_TA(KK)/TIMI_GIT/TU./	input/ Output	software-controllable built-in pull-up resistor
11	MCPWM_CH1P/TIM2_CH0/P2.11	Input/Output	Motor PWM channel1 high-side output/Timer2
11	MGI WM_GHITI / TIM2_GHO/1 2.11	input/ Output	channel0/P2.11
12	MCPWM_CH1N/TIM2_CH1/ADC_TRIG2/P2.12	Input/Output	Motor PWM channel1 low-side output/Timer2
12	MGI WM_GITTN/ TIME_GITT/TIDG_TRIGE/T 2:12	input/ output	channel1/ADC trigger signal2/P2.12
13	HALL_IN0/TIM3_CH0/ADC_CH15/CMP0_IP1/P0.11	Input/Output	Hall sensor A-phase Input/Timer3 channel0/ADC
13	IIALL_INO/ IIMIS_GIIO/ADG_GIIIS/GMI 0_II 1/10.11	input/ Output	channel15/Comparator0 positive Input1/P0.11
14	HALL_IN1/TIM3_CH1/ADC_CH16/CMP0_IP2/P0.12	Input/Output	Hall sensor B-phaseInput/Timer3 channel1/ADC
- 1	IMBB_INTY TIMES_GITTY TO C_GITTOY GITT C_IT 2/1 0.12	input/Output	channel16/Comparator0 positive Input2/P0.12
15	HALL_IN2/ADC_CH17/CMP0_IP3/P0.13	Input/Output	Hall sensor C-phase Input/ADC chan-
13	INDE_INEQ_GITTY GRIT 0_IT 5/1 0.15	input/ output	nel17/Comparator0 positive Input3/P0.13
		Input/Output	Comparator Output/Motor PWM breaking sig-
16	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH1/		nal1/SPI Clock/Timer0 channel1/ADC trigger sig-
	ADC_TRIGO/SIF/ADC_CH10/CMP0_IP4/P0.14		nal0/SIF/ADC channel10/Comparator0 positive
			Input4/P0.14
	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TIM0_C		Motor PWM channel0 high-side output/UART0
17	H0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	RXD/SPI Data Output/Timer0 channel0/ADC trigger
			signal1/Comparator0 negative Input/P0.15
			Motor PWM channel0 low-side output/UART0
18	MCPWM_CH0N/UART0_TX(RX)/SPI_DI(D0)/P1.0	Input/Output	TXD/SPI DataInput/P1.0, with a 10k soft-
			ware-controllable built-in pull-up resistor
19	TIM3_CH1/ADC_CH5/P1.3	Input/Output	Timer3 channel1/ADC channel5/P1.3, with a 10k
			software-controllable built-in pull-up resistor
20	OPAO_IP/P3.5	Input/Output	OPA0 positive Input/P3.5
21	OPAO_IN/P3.7	Input/Output	OPA0 negative Input/P3.7
			ADC channel11/OPAx Output/LDO15 Output/P2.7,
22	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	with a 10k software-controllable built-in pull-up
			resistor
23	OPA1_IP/P3.0	Input/Output	OPA1 positive Input/P3.0
24	OPA1_IN/P3.1	Input/Output	OPA1 negative Input/P3.1
			UART1 RXD/Timer3 channel0/Crystal Oscillator
25	UART1_TX(RX)/TIM3_CH0/OSC_IN/P2.8	Input/Output	Input/P2.8, with a 10k software-controllable built-in
			pull-up resistor, if connected to a crystal, add a 15pf
			shut capacitor to ground

No.	Pin Name	Туре	Function
26	UART1_TX(RX)/TIM3_CH1/OSC_OUT/P3.9	Input/Output	UART1 TXD/Timer3 channel1/Crystal Oscillator Output/P3.9, with a 10k software-controllable built-in pull-up resistor, if connected to a crystal, add a 15pf shut capacitor to ground
27	LRC/MCPWM_CH0P/P1.4	Input/Output	32kHz RC Clock Output/Motor PWM channel0 high-side output/P1.4
28	HRC/MCPWM_CH0N/P1.5	Input/Output	4MHz RC Clock Output/Motor PWM channel0 low-side output/P1.5
29	MCPWM_CH1P/P1.6	Input/Output	Motor PWM channel1 high-side output/P1.6
30	MCPWM_CH1N/P1.7	Input/Output	Motor PWM channel1 low-side output/P1.7
31	MCPWM_CH2P/P1.8	Input/Output	Motor PWM channel2 high-side output/P1.8
32	MCPWM_CH2N/P1.9	Input/Output	Motor PWM channel2 low-side output/P1.9
33	ADC_CH13/MCPWM_CH3P/UART0_TX(RX)/SCL/TI M0_CH0/ADC_TRIG2/P1.10	Input/Output	Motor PWM channel3 high-side output/UART0 RXD/I2C Clock/Timer0 channel0/ADC trigger sig- nal2/P1.10, with a 10k software-controllable built-in pull-up resistor
34	MCPWM_CH3N/UART0_TX(RX)/SDA/TIM0_CH1/ ADC_TRIG3/SIF/P1.11	Input/Output	Motor PWM channel3 low-side output/UART0 TXD/I2C Data/Timer0 channel1/ADC trigger signal3/P1.11, with a 10k software-controllable built-in pull-up resistor
35	OPA2_IP/P3.10	Input/Output	OPA2 positive Input/P3.10
36	OPA2_IN/P3.11	Input/Output	OPA2 negative Input/P3.11
37	SPI_DI(DO)/SCL/ADC_CH12/CMP0_IP0/P2.9	Input/Output	SPI DataInput/I2C Clock/ADC chan- nel12/Comparator0 positive Input0/P2.9
38	SPI_DI(DO)/SDA/P2.10	Input/Output	SPI Data Output/I2C Data/P2.10, with a 10k software-controllable built-in pull-up resistor
39	OPA3_IN/P3.14	Input/Output	OPA3 negative Input/P3.14
40	OPA3_IP/P3.15	Input/Output	OPA3 positive Input/P3.15
41	SPI_CLK/ADC_CH14/CMP1_IP0/P2.1	Input/Output	SPI Clock/ADC channel14/Comparator1 positive Input0/P2.1, with a 10k software-controllable built-in pull-up resistor
42	CMP1_IN/P2.2	Input/Output	Comparator1 negative Input/P2.2
43	CMP1_OUT/MCPWM_BKIN0/SPI_CS/REF/P2.3	Input/Output	Comparator1 Output/Motor PWM breaking sig- nal0/SPI chip select signal/Voltage Reference/P2.3
44	HALL_INO/MCPWM_CH2P/UART1_TX(RX)/TIM1_C H0/ADC_TRIG3/CMP1_IP1/P2.4	Input/Output	Hall sensor A-phase Input/Motor PWM channel2 high-side output/UART1 RXD/Timer1 chan- nel0/ADC trigger signal3/Comparator1 positive Input1/P2.4, with a 10k software-controllable built-in pull-up resistor
45	HALL_IN1/MCPWM_CH2N/UART1_TX(RX)/TIM1_C H1/ADC_TRIG0/CMP1_IP2/P2.5	Input/Output	Hall sensor B-phaseInput/Motor PWM channel2 low-side output/UART1 TXD/Timer1 channel1/ADC trigger signal0/Comparator1 positive Input2/P2.5, with a 10k software-controllable built-in pull-up

No.	Pin Name	Туре	Function
			resistor
46	HALL_IN2/MCPWM_CH3P/TIM3_CH0/ ADC_TRIG1/CMP1_IP3/P2.6	Input/Output	Hall sensor C-phase Input/Motor PWM channel3 high-side output /Timer3 channel0/ADC trigger signal1/Comparator1 positive Input3/P2.6, with a 10k software-controllable built-in pull-up resistor
47	SWCLK	Input	SWD Clock, with 10k built-in pull-up resistor
48	SWDIO	Input/Output	SWD Data, with 10k built-in pull-up resistor

3.1.4 LKS32MC082K8Q8(B)




Fig. 3-3 LKS32MC082K8Q8(B) Pin Assignment

Table 3-3 LKS32MC082K8Q8(B) Pin Function Description

No.	Pin Name	Туре	Function
0	AVSS	Ground	System ground, Pin 0 is at the bottome of the package
1	ADC_CH4/DAC_OUT/P0.0	Input/Output	ADC channel4/DACOutput/P0.0, with a 10k software-controllable built-in pull-up resistor
2	RSTN/P0.2	Input/Output	RSTN/P0.2 is usually used as RSTN. Add a 100nF

No.	Pin Name	Туре	Function
			ground capacitor, plus a 100k built-in pull-up resis-
			tor. A 10k~20k pull-up resistor between AVDD and
			RSTN on PCB is recommended. Use a 100nF capaci-
			tor if the pull-up resistor is present.
			Chip power input. Off-chip decoupling capacitor
3	AVDD	Power	≥1uF is recommended, and should be placed as close
			as possible to the AVDD pin.
4	P3.2	Input/Output	P3.2
5	SCL/TIM2_CH0/ADC_CH7/P0.3	Input/Output	I2C Clock/Timer2 channel0/ADC channel7/P0.3
6	SDA/TIM2_CH1/ADC_CH8/P0.4	Input/Output	I2C Data/Timer2 channel1/ADC channel8/P0.4
7	HADTI TV(DV) /TIMI CHO /DO /	In much / Outmoort	UART1 RXD/Timer1 channel0/P0.6, with a 10k
7	UART1_TX(RX)/TIM1_CH0/P0.6	Input/Output	software-controllable built-in pull-up resistor
0	HADTI TV(DV) /TIMI CHI /DO 7	Instant (Outrost	UART1 TXD/Timer1 channel1/P0.7, with a 10k
8	UART1_TX(RX)/TIM1_CH1/P0.7	Input/Output	software-controllable built-in pull-up resistor
	MANA INO (MINO CHO (ADC CHAE (CMD) ID4 (D) 44	T 1/0 1 1	Motor PWM channel1 high-side output/Timer2
9	HALL_INO/TIM3_CH0/ADC_CH15/CMP0_IP1/P0.11	Input/Output	channel0/P2.11
4.0	WWW NV4 (WWW 0 0V4 (LDG 0V4 ((OVD 0 LDG (DG 1		Motor PWM channel1 low-side output/Timer2
10	HALL_IN1/TIM3_CH1/ADC_CH16/CMP0_IP2/P0.12	Input/Output	channel1/ADC trigger signal2/P2.12
			Hall sensor A-phase Input/Timer3 channel0/ADC
11	HALL_IN2/ADC_CH17/CMP0_IP3/P0.13	Input/Output	channel15/Comparator0 positive Input1/P0.11
			Comparator Output/Motor PWM breaking sig-
	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH1/	Input/Output	nal1/SPI Clock/Timer0 channel1/ADC trigger sig-
12	ADC_TRIGO/SIF/ADC_CH10/CMP0_IP4/P0.14		nal0/SIF/ADC channel10/Comparator0 positive
			Input4/P0.14
	Manual avan (Manual Maran) (and nation)		Motor PWM channel0 high-side output/UART0
13	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TIM0_	Input/Output	RXD/SPI Data Output/Timer0 channel0/ADC trigger
	CH0/ADC_TRIG1/CMP0_IN/P0.15		signal1/Comparator0 negative Input/P0.15
			Motor PWM channel0 low-side output/UART0
14	MCPWM_CH0N/UART0_TX(RX)/SPI_DI(D0)/P1.0	Input/Output	TXD/SPI DataInput/P1.0, with a 10k soft-
			ware-controllable built-in pull-up resistor
15	OPA0_IP/P3.5	Input/Output	OPA0 positive Input/P3.5
16	OPA0_IN/P3.7	Input/Output	OPA0 negative Input/P3.7
			ADC channel11/OPAx Output/LDO15 Output/P2.7,
17	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	with a 10k software-controllable built-in pull-up
			resistor
	LRC/MCPWM_CH0P/P1.4		32kHz RC Clock Output/Motor PWM channel0
18		Input/Output	high-side output/P1.4
			4MHz RC Clock Output/Motor PWM channel0
19	HRC/MCPWM_CH0N/P1.5	Input/Output	low-side output/P1.5
20	MCPWM_CH1P/P1.6	Input/Output	Motor PWM channel1 high-side output/P1.6
21	MCPWM_CH1N/P1.7	Input/Output	Motor PWM channel1 low-side output/P1.7
22	MCPWM_CH2P/P1.8	Input/Output	Motor PWM channel2 high-side output/P1.8



No.	Pin Name	Туре	Function
23	MCPWM_CH2N/P1.9	Input/Output	Motor PWM channel2 low-side output/P1.9
24	OPA2_IP/P3.10	Input/Output	OPA2 positive Input/P3.10
25	OPA2_IN/P3.11	Input/Output	OPA2 negative Input/P3.11
26	OPA3_IN/P3.14	Input/Output	OPA3 negative Input/P3.14
27	OPA3_IP/P3.15	Input/Output	OPA3 positive Input/P3.15
28	CMP1_OUT/MCPWM_BKIN0/SPI_CS/REF/P2.3	Input/Output	Comparator1 Output/Motor PWM breaking sig- nal0/SPI chip select signal/Voltage Reference/P2.3
29	HALL_INO/MCPWM_CH2P/UART1_TX(RX)/TIM1_C H0/ADC_TRIG3/CMP1_IP1/P2.4	Input/Output	Hall sensor A-phase Input/Motor PWM channel2 high-side output/UART1 RXD/Timer1 channel0/ADC trigger signal3/Comparator1 positive Input1/P2.4, with a 10k software-controllable built-in pull-up resistor
30	HALL_IN1/MCPWM_CH2N/UART1_TX(RX)/TIM1_C H1/ADC_TRIG0/CMP1_IP2/P2.5	Input/Output	Hall sensor B-phaseInput/Motor PWM channel2 low-side output/UART1 TXD/Timer1 channel1/ADC trigger signal0/Comparator1 positive Input2/P2.5, with a 10k software-controllable built-in pull-up resistor
31	SWCLK	Input	SWD Clock , with 10k built-in pull-up resistor
32	SWDIO	Input/Output	SWD Data, with 10k built-in pull-up resistor

3.1.5 LKS32MC083C8T8(B)



Fig. 3-4 LKS32MC083C8T8(B) Pin Assignment

Caution: LKS32MC083 has CAN module, while LKS32MC081/088 doesn't.

Table 3-4 LKS32MC083C8T8(B) Pin Function Description

No.	Pin Name	Туре	Function
1	ADC_CH4/DAC_OUT/P0.0	Input/Output	ADC channel4/DACOutput/P0.0, with a 10k soft-
		r.,r.	ware-controllable built-in pull-up resistor
	RSTN/P0.2		RSTN/P0.2 is usually used as RSTN. Add a 100nF
		Input/Output	ground capacitor, plus a 100k built-in pull-up resis-
2			tor. A 10k~20k pull-up resistor between AVDD and
			RSTN on PCB is recommended. Use a 100nF capaci-
			tor if the pull-up resistor is present.
3	AVSS	Ground	System Ground
4	AVDD	Power	Chip power input. Off-chip decoupling capacitor

No.	Pin Name	Туре	Function
			≥1uF is recommended, and should be placed as close
			as possible to the AVDD pin.
5	P3.2	Input/Output	P3.2
6	SCL/TIM2_CH0/ADC_CH7/P0.3	Input/Output	I2C Clock/Timer2 channel0/ADC channel7/P0.3
7	SDA/TIM2_CH1/ADC_CH8/P0.4	Input/Output	I2C Data/Timer2 channel1/ADC channel8/P0.4
8	ADC_CH9/P0.5	Input/Output	ADC channel9/P0.5
			UART1 RXD/Timer1 channel0/CAN receive/P0.6,
9	UART1_TX(RX)/TIM1_CH0/CAN_RX/P0.6	Input/Output	with a 10k software-controllable built-in pull-up
			resistor
			UART1 TXD/Timer1 channel1/CAN transmit/P0.7,
10	UART1_TX(RX)/TIM1_CH1/CAN_TX/P0.7	Input/Output	with a 10k software-controllable built-in pull-up
			resistor
11	MCDMM CHIID /TIM2 CHO/D2 11	Innut/Outnut	Motor PWM channel1 high-side output/Timer2
11	MCPWM_CH1P/TIM2_CH0/P2.11	Input/Output	channel0/P2.11
12	MCDMM CHAN/TIM2 CHA/ADC TDIC2/D2.12	Input/Output	Motor PWM channel1 low-side output/Timer2
12	MCPWM_CH1N/TIM2_CH1/ADC_TRIG2/P2.12	input/Output	channel1/ADC trigger signal2/P2.12
13	HALL INO/TIM2 CHO/ADC CHIE /CMD0 ID1/D0 11	Innut/Outnut	Hall sensor A-phase Input/Timer3 channel0/ADC
13	HALL_IN0/TIM3_CH0/ADC_CH15/CMP0_IP1/P0.11	Input/Output	channel15/Comparator0 positive Input1/P0.11
	HALL_IN1/CAN_RX/TIM3_CH1/ADC_CH16/CMP0_IP 2/CAN_RX/P0.12		Hall sensor B-phaseInput/CAN Receive/Timer3
14		Input/Output	channel1/ADC channel16/Comparator0 positive
			Input2/CAN receive/P0.12
	HALL_IN2/CAN_TX/ADC_CH17/CMP0_IP3/CAN_TX/P0.13	Input/Output	Hall sensor C-phase Input/CAN Transmit/ADC
15			channel17/Comparator0 positive Input3/CAN
			transmit/P0.13
		Input/Output	Comparator Output/Motor PWM breaking sig-
16	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH1/		nal1/SPI Clock/Timer0 channel1/ADC trigger sig-
	ADC_TRIGO/SIF/ADC_CH10/CMP0_IP4/P0.14		nal0/SIF/ADC channel10/Comparator0 positive
			Input4/P0.14
	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TIM0_C		Motor PWM channel0 high-side output/UART0
17	H0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	RXD/SPI Data Output/Timer0 channel0/ADC trigger
	, - , - ,		signal1/Comparator0 negative Input/P0.15
			Motor PWM channel0 low-side output/UART0
18	MCPWM_CH0N/UART0_TX(RX)/SPI_DI(D0)/P1.0	Input/Output	TXD/SPI DataInput/P1.0, with a 10k soft-
			ware-controllable built-in pull-up resistor
19	TIM3_CH1/ADC_CH5/P1.3	Input/Output	Timer3 channel1/ADC channel5/P1.3, with a 10k
		. , .	software-controllable built-in pull-up resistor
20	OPA0_IP/P3.5	Input/Output	OPA0 positive Input/P3.5
21	OPA0_IN/P3.7	Input/Output	OPA0 negative Input/P3.7
			ADC channel11/OPAx Output/LDO15 Output/P2.7,
22	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	with a 10k software-controllable built-in pull-up
			resistor
23	OPA1_IP/P3.0	Input/Output	OPA1 positive Input/P3.0
24	OPA1_IN/P3.1	Input/Output	OPA1 negative Input/P3.1

No.	Pin Name	Туре	Function
			UART1 RXD/Timer3 channel0/Crystal Oscillator Input/P2.8, with a 10k software-controllable built-in
25	UART1_TX(RX)/TIM3_CH0/OSC_IN/P2.8	Input/Output	pull-up resistor, if connected to a crystal, add a 15pf
			shut capacitor to ground
			UART1 TXD/Timer3 channel1/Crystal Oscillator
26	UART1_TX(RX)/TIM3_CH1/OSC_OUT/P3.9	Input/Output	Output/P3.9, with a 10k software-controllable
20	omiti_m(maj) ime_diii/ ood_oot/10.5	input/ output	built-in pull-up resistor, if connected to a crystal, add
			a 15pf shut capacitor to ground
27	LRC/MCPWM_CH0P/P1.4	Input/Output	32kHz RC Clock Output/Motor PWM channel0 high-side output/P1.4
			4MHz RC Clock Output/Motor PWM channel0
28	HRC/MCPWM_CH0N/P1.5	Input/Output	low-side output/P1.5
29	MCPWM_CH1P/P1.6	Input/Output	Motor PWM channel1 high-side output/P1.6
30	MCPWM_CH1N/P1.7	Input/Output	Motor PWM channel1 low-side output/P1.7
31	MCPWM_CH2P/P1.8	Input/Output	Motor PWM channel2 high-side output/P1.8
32	MCPWM_CH2N/P1.9	Input/Output	Motor PWM channel2 low-side output/P1.9
			Motor PWM channel3 high-side output/UART0
33	ADC_CH13/MCPWM_CH3P/UART0_TX(RX)/SCL/TI M0_CH0/ADC_TRIG2/P1.10	Input/Output	RXD/I2C Clock/Timer0 channel0/ADC trigger sig-
		input/ output	nal2/P1.10, with a 10k software-controllable built-in
			pull-up resistor
	MCDIANA CUON WARDEN TRYCONO (CDA (TRIMO CUA)	Input/Output	Motor PWM channel3 low-side output/UART0
34	MCPWM_CH3N/UART0_TX(RX)/SDA/TIM0_CH1/		TXD/I2C Data/Timer0 channel1/ADC trigger sig- nal3/P1.11, with a 10k software-controllable built-in
	ADC_TRIG3/SIF/P1.11		pull-up resistor
35	OPA2_IP/P3.10	Input/Output	OPA2 positive Input/P3.10
36	OPA2_IN/P3.11	Input/Output	OPA2 negative Input/P3.11
27	SPI_DI(D0)/SCL/ADC_CH12/CMP0_IP0/P2.9	Input/Output	SPI DataInput/I2C Clock/ADC chan-
37			nel12/Comparator0 positive Input0/P2.9
38	SPI_DI(DO)/SDA/P2.10	Input/Output	SPI Data Output/I2C Data/P2.10, with a 10k soft-
			ware-controllable built-in pull-up resistor
39	OPA3_IN/P3.14	Input/Output	OPA3 negative Input/P3.14
40	OPA3_IP/P3.15	Input/Output	OPA3 positive Input/P3.15
41	CDL CLV/ADC CH14/CMD4 IDC/D24	Innut/Outro	SPI Clock/ADC channel14/Comparator1 positive
41	SPI_CLK/ADC_CH14/CMP1_IP0/P2.1	Input/Output	Input0/P2.1, with a 10k software-controllable built-in pull-up resistor
42	CMP1_IN/P2.2	Input/Output	Comparator1 negative Input/P2.2
			Comparator 1 Negative Impact 1 2.22 Comparator 1 Output/Motor PWM breaking sig-
43	CMP1_OUT/MCPWM_BKIN0/SPI_CS/REF/P2.3	Input/Output	nal0/SPI chip select signal/Voltage Reference/P2.3
			Hall sensor A-phase Input/CAN Receive/Motor PWM
	HALL IND/CAN DY/MCDWW CU2D/HADT1 TY(DY)	Input/Output	channel2 high-side output/UART1 RXD/Timer1
44	HALL_INO/CAN_RX/MCPWM_CH2P/UART1_TX(RX) /TIM1_CH0/ADC_TRIG3/CAN_RX/CMP1_IP1/P2.4		channel0/ADC trigger signal3/Comparator1 positive
			Input1/CAN receive/P2.4, with a 10k soft-
			ware-controllable built-in pull-up resistor

No.	Pin Name	Туре	Function
45	HALL_IN1/CAN_TX/MCPWM_CH2N/UART1_TX(RX) /TIM1_CH1/ADC_TRIG0/CAN_TX/CMP1_IP2/P2.5	Input/Output	Hall sensor B-phaseInput/CAN Transmit/Motor PWM channel2 low-side output/UART1 TXD/Timer1 channel1/ADC trigger signal0/Comparator1 positive Input2/CAN transmit/P2.5, with a 10k soft- ware-controllable built-in pull-up resistor
46	HALL_IN2/MCPWM_CH3P/TIM3_CH0/ ADC_TRIG1/CMP1_IP3/P2.6	Input/Output	Hall sensor C-phase Input/Motor PWM channel3 high-side output /Timer3 channel0/ADC trigger signal1/Comparator1 positive Input3/P2.6, with a 10k software-controllable built-in pull-up resistor
47	SWCLK	Input	SWD Clock, with 10k built-in pull-up resistor
48	SWDIO	Input/Output	SWD Data, with 10k built-in pull-up resistor

For more information about LKS32MC083C8T8(B), please refer to the chip selection guide.

3.1.6 LKS32MC087M6S8(B)




Fig. 3-6 LKS32MC087M6S8(B) Pin Assignment

Table 3-5 LKS32MC087M6S8(B) Pin Function Description

No.	Pin Name	Туре	Function
1	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TIM0_C H0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	Motor PWM channel0 high-side output/UART0 RXD/SPI Data Output/Timer0 channel0/ADC trigger signal1/Comparator0 negative Input/P0.15
2	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	ADC channel11/OPAx Output/LDO15 Output/P2.7, with a 10k software-controllable built-in pull-up

No.	Pin Name	Туре	Function
			resistor
			32kHz RC Clock Output/Motor PWM channel0
3	LRC/MCPWM_CH0P/P1.4	Input/Output	high-side output/P1.4
_			4MHz RC Clock Output/Motor PWM channel0
4	HRC/MCPWM_CH0N/P1.5	Input/Output	low-side output/P1.5
5	MCPWM_CH1P/P1.6	Input/Output	Motor PWM channel1 high-side output/P1.6
6	MCPWM_CH1N/P1.7	Input/Output	Motor PWM channel1 low-side output/P1.7
7	MCPWM_CH2P/P1.8	Input/Output	Motor PWM channel2 high-side output/P1.8
8	MCPWM_CH2N/P1.9	Input/Output	Motor PWM channel2 low-side output/P1.9
9	OPA2_IP/P3.10	Input/Output	OPA2 positive Input/P3.10
10	OPA2_IN/P3.11	Input/Output	OPA2 negative Input/P3.11
11	OPA3_IN/P3.14	Input/Output	OPA3 negative Input/P3.14
12	OPA3_IP/P3.15	Input/Output	OPA3 positive Input/P3.15
			Comparator1 Output/Motor PWM breaking sig-
13	CMP1_OUT/MCPWM_BKIN0/SPI_CS/REF/P2.3	Input/Output	nal0/SPI chip select signal/Voltage Reference/P2.3
			UART1 RXD/Timer1 channel0/ADC trigger sig-
14	UART1_TX(RX)/TIM1_CH0/ADC_TRIG3/ CMP1_IP1/P2.4	Input/Output	nal3/Comparator1 positive Input1/P2.4, with a 10k
			software-controllable built-in pull-up resistor
	UART1_TX(RX)/TIM1_CH1/ADC_TRIGO/ CMP1_IP2/P2.5	Input/Output	UART1 TXD/Timer1 channel1/ADC trigger sig-
15			nal0/Comparator1 positive Input2/P2.5, with a 10k
			software-controllable built-in pull-up resistor
16	SWCLK	Input	SWD Clock , with 10k built-in pull-up resistor
			SWD Data/P2.15, with 10k built-in pull-up resistor
			SWD Data IO and P2.15 IO are bonded together.
		Input/Output	Please take good care of P2.15 Input/Output Enable,
17	SWDIO/P2.15		in case P2.15interfere SWD access right after chip
			power-up, which will cause the chip unable to erase
			or reprogram.
			RSTN/P0.2 is usually used as RSTN. Add a 100nF
			ground capacitor, plus a 100k built-in pull-up resis-
18	RSTN/P0.2	Input/Output	tor. A 10k~20k pull-up resistor between AVDD and
			RSTN on PCB is recommended. Use a 100nF capaci-
			tor if the pull-up resistor is present.
19	AVSS	Ground	System Ground
			Chip power input. Off-chip decoupling capacitor
20	AVDD	Power	≥1uF is recommended, and should be placed as close
			as possible to the AVDD pin.
		,	Hall sensor A-phase Input/Timer3 channel0/ADC
21	HALL_INO/TIM3_CHO/ADC_CH15/CMP0_IP1/P0.11	Input/Output	channel15/Comparator0 positive Input1/P0.11
22		Input/Output	Hall sensor B-phaseInput/Timer3 channel1/ADC
22	HALL_IN1/TIM3_CH1/ADC_CH16/CMP0_IP2/P0.12		channel16/Comparator0 positive Input2/P0.12
23	HALL_IN2/ADC_CH17/CMP0_IP3/P0.13	Input/Output	Hall sensor C-phase Input/ADC chan-

No.	Pin Name	Туре	Function
			nel17/Comparator0 positive Input3/P0.13
24	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH1/ ADC_TRIG0/SIF/ADC_CH10/CMP0_IP4/P0.14	Input/Output	Comparator Output/Motor PWM breaking sig- nal1/SPI Clock/Timer Ochannel 1/ADC trigger sig- nal O/SIF/ADC channel 1 O/Comparator Opositive
			Input4/P0.14

3.1.7 LKS32MC087AM6S8(B)




Fig. 3-7 LKS32MC087AM6S8(B) Pin Assignment

Difference from LKS32MC087M6S8(B):

PIN17 is now equipped with P0.0, which could be used as ADC Input or IO wake up signal PIN21 is now equipped with TIM2_CH0/CH1 fucntions All the other PINs are the same with LKS32MC087M6S8(B).

Table 3-6 LKS32MC087AM6S8(B) Pin Function Description

No.	Pin Name	Туре	Function
1	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TIM0_C H0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	Motor PWM channel0 high-side output/UART0 RXD/SPI Data Output/Timer0 channel0/ADC trigger signal1/Comparator0 negative Input/P0.15
2	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	ADC channel11/OPAx Output/LDO15 Output/P2.7, with a 10k software-controllable built-in pull-up resistor
3	LRC/MCPWM_CH0P/P1.4	Input/Output	32kHz RC Clock Output/Motor PWM channel0

No.	Pin Name	Туре	Function
			high-side output/P1.4
	HRC/MCPWM_CH0N/P1.5		4MHz RC Clock Output/Motor PWM channel0
4		Input/Output	low-side output/P1.5
5	MCPWM_CH1P/P1.6	Input/Output	Motor PWM channel1 high-side output/P1.6
6	MCPWM_CH1N/P1.7	Input/Output	Motor PWM channel1 low-side output/P1.7
7	MCPWM_CH2P/P1.8	Input/Output	Motor PWM channel2 high-side output/P1.8
8	MCPWM_CH2N/P1.9	Input/Output	Motor PWM channel2 low-side output/P1.9
9	OPA2_IP/P3.10	Input/Output	OPA2 positive Input/P3.10
10	OPA2_IN/P3.11	Input/Output	OPA2 negative Input/P3.11
11	OPA3_IN/P3.14	Input/Output	OPA3 negative Input/P3.14
12	OPA3_IP/P3.15	Input/Output	OPA3 positive Input/P3.15
40	CMP4 ONE (MCDMM DVING (CDV CC (DDB (D2 2		Comparator1 Output/Motor PWM breaking sig-
13	CMP1_OUT/MCPWM_BKIN0/SPI_CS/REF/P2.3	Input/Output	nal0/SPI chip select signal/Voltage Reference/P2.3
	HADEL TY(DV) /FIM1 CHO/ADC TDIC2 /		UART1 RXD/Timer1 channel0/ADC trigger sig-
14	UART1_TX(RX)/TIM1_CH0/ADC_TRIG3/	Input/Output	nal3/Comparator1 positive Input1/P2.4, with a 10k
	CMP1_IP1/P2.4		software-controllable built-in pull-up resistor
	HADEA TWODY TIMA CHA (ADC TRICO)		UART1 TXD/Timer1 channel1/ADC trigger sig-
15	UART1_TX(RX)/TIM1_CH1/ADC_TRIGO/	Input/Output	nal0/Comparator1 positive Input2/P2.5, with a 10k
	CMP1_IP2/P2.5		software-controllable built-in pull-up resistor
16	SWCLK	Input	SWD Clock , with 10k built-in pull-up resistor
	SWDIO/P2.15/P0.0		SWD Data/P2.15/P0.0, with 10k built-in pull-up
		Input/Output	resistor
			SWD Data/P2.15, with 10k built-in pull-up resistor
17			SWD Data IO and P2.15 IO are bonded together.
17			Please take good care of P2.15 Input/Output Enable,
			in case P2.15interfere SWD access right after chip
			power-up, which will cause the chip unable to erase
			or reprogram.
			RSTN/P0.2 is usually used as RSTN. Add a 100nF
			ground capacitor, plus a 100k built-in pull-up resis-
18	RSTN/P0.2	Input/Output	tor. A 10k~20k pull-up resistor between AVDD and
			RSTN on PCB is recommended. Use a 100nF capaci-
			tor if the pull-up resistor is present.
19	AVSS	Ground	System Ground
			Chip power input. Off-chip decoupling capacitor
20	AVDD	Power	≥1uF is recommended, and should be placed as close
			as possible to the AVDD pin.
			Hall sensor A-phase Input/Timer3 channel0/ADC
			channel15/Comparator0 positive In-
21	HALL_IN0/TIM3_CH0/ADC_CH15/CMP0_IP1/P0.11/ TIM2_CH0/P2.11/TIM2_CH1/P2.12	Input/Output	put1/P0.11/Timer2 channel0/P2.11/ Timer2 chan-
			nel1/P2.12
			Please DO NOT enable any two of
			P0.11/P2.11/P2.12 outputs at the same time.

No.	Pin Name	Туре	Function
22	HALL_IN1/TIM3_CH1/ADC_CH16/CMP0_IP2/P0.12	Input/Output	Hall sensor B-phaseInput/Timer3 channel1/ADC channel16/Comparator0 positive Input2/P0.12
23	HALL_IN2/ADC_CH17/CMP0_IP3/P0.13	Input/Output	Hall sensor C-phase Input/ADC chan- nel17/Comparator0 positive Input3/P0.13
24	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH1/ ADC_TRIG0/SIF/ADC_CH10/CMP0_IP4/P0.14	Input/Output	Comparator 0 Output/Motor PWM breaking sig- nal1/SPI Clock/Timer 0 channel 1/ADC trigger sig- nal 0/SIF/ADC channel 1 0/Comparator 0 positive Input 4/P 0.14

3.1.8 LKS32MC087CM8S8(B)




Fig. 3-8 LKS32MC087CM8S8(B) Pin Assignment

Table 3-7 LKS32MC087CM8S8(B) Pin Function Description

No.	Pin Name	Туре	Function
			Motor PWM channel0 high-side output/UART0
	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TIM0		RXD/SPI Data Output/Timer0 channel0/ADC trigger
1	_CH0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	signal1/Comparator0 negative Input/P0.15
	MCPWM_CH0N/UART0_TX(RX)/SPI_DI(D0)/P1.0		Motor PWM channel0 low-side output/UART0
			TXD/SPI DataInput/P1.0
			ADC channel11/OPAx Output/LDO15 Output/P2.7,
2	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	with a 10k software-controllable built-in pull-up
			resistor
3	UART1_TX(RX)/TIM3_CH0/OSC_IN/P2.8	Input/Output	UART1 RXD/Timer3 channel0/Crystal Oscillator

No.	Pin Name	Туре	Function
			Input/P2.8, with a 10k software-controllable built-in
			pull-up resistor, if connected to a crystal, add a 15pf
			shut capacitor to ground
			UART1 TXD/Timer3 channel1/Crystal Oscillator
			Output/P3.9, with a 10k software-controllable
	UART1_TX(RX)/TIM3_CH1/OSC_OUT/P3.9		built-in pull-up resistor, if connected to a crystal, add
4	HRC/MCPWM_CH0N/P1.5	Input/Output	a 15pf shut capacitor to ground
			4MHz RC Clock Output/Motor PWM channel0
			low-side output/P1.5
5	MCPWM_CH1P/P1.6	Input/Output	Motor PWM channel1 high-side output/P1.6
6	MCPWM_CH1N/P1.7	Input/Output	Motor PWM channel1 low-side output/P1.7
7	MCPWM_CH2P/P1.8	Input/Output	Motor PWM channel2 high-side output/P1.8
8	MCPWM_CH2N/P1.9	Input/Output	Motor PWM channel2 low-side output/P1.9
			Motor PWM channel3 high-side output/UART0
9	ADC_CH13/MCPWM_CH3P/UART0_TX(RX)/SCL/T	Input/Output	RXD/I2C Clock/Timer0 channel0/ADC trigger sig-
9	IMO_CHO/ADC_TRIG2/P1.10	input/Output	nal2/P1.10, with a 10k software-controllable built-in
			pull-up resistor
			Motor PWM channel3 low-side output/UART0
10	MCPWM_CH3N/UART0_TX(RX)/SDA/TIM0_CH1/ ADC_TRIG3/SIF/P1.11	Innut/Outnut	TXD/I2C Data/Timer0 channel1/ADC trigger sig-
10		Input/Output	nal3/P1.11, with a 10k software-controllable built-in
			pull-up resistor
11	OPA3_IN/P3.14	Input/Output	OPA3 negative Input/P3.14
12	OPA3_IP/P3.15	Input/Output	OPA3 positive Input/P3.15
13	CMP1 OUT/MCPWM BKINO/SPI CS/REF/P2.3	Input/Output	Comparator1 Output/Motor PWM breaking sig-
13	GMI 1_001/MGI WM_DKINO/311_G3/KBI/1 2.3	input/ Output	nal0/SPI chip select signal/Voltage Reference/P2.3
	UART1_TX(RX)/TIM1_CH0/ADC_TRIG3/ CMP1_IP1/P2.4	Input/Output	UART1 RXD/Timer1 channel0/ADC trigger sig-
14			nal3/Comparator1 positive Input1/P2.4, with a 10k
			software-controllable built-in pull-up resistor
	UART1_TX(RX)/TIM1_CH1/ADC_TRIG0/		UART1 TXD/Timer1 channel1/ADC trigger sig-
15	CMP1_IP2/P2.5	Input/Output	nal0/Comparator1 positive Input2/P2.5, with a 10k
	CMP1_IP2/P2.5		software-controllable built-in pull-up resistor
16	SWCLK	Input	SWD Clock , with 10k built-in pull-up resistor
			SWD Data/P2.15/P0.0, with 10k built-in pull-up
			resistor
			SWD Data/P2.15, with 10k built-in pull-up resistor
17	SWDIO/P2.15/P0.0	Input/Output	SWD Data IO and P2.15 IO are bonded together.
17	SWD10/F2.13/F0.0	πραί/ Ομίραι	Please take good care of P2.15 Input/Output Enable,
			in case P2.15interfere SWD access right after chip
			power-up, which will cause the chip unable to erase
			or reprogram.
		Input/Output	RSTN/P0.2 is usually used as RSTN. Add a 100nF
18	RSTN/P0.2		ground capacitor, plus a 100k built-in pull-up resis-
			tor. A 10k~20k pull-up resistor between AVDD and

No.	Pin Name	Туре	Function
			RSTN on PCB is recommended. Use a 100nF capaci-
			tor if the pull-up resistor is present.
19	AVSS	Ground	System Ground
		Power	Chip power input. Off-chip decoupling capacitor
20	AVDD		≥1uF is recommended, and should be placed as close
			as possible to the AVDD pin.
			Hall sensor A-phase Input/Timer3 channel0/ADC
			channel15/Comparator0 positive In-
21	HALL_IN0/TIM3_CH0/ADC_CH15/CMP0_IP1/P0.1	In most (Osstmost	put1/P0.11/Timer2 channel0/P2.11/ Timer2 chan-
21	1/TIM2_CH0/P2.11/TIM2_CH1/P2.12	Input/Output	nel1/P2.12
			Please DO NOT enable any two of
			P0.11/P2.11/P2.12 outputs at the same time.
22	HALL_IN1/TIM3_CH1/ADC_CH16/CMP0_IP2/P0.1	Invest (Outros)	Hall sensor B-phaseInput/Timer3 channel1/ADC
22	2	Input/Output	channel16/Comparator0 positive Input2/P0.12
23	HALL IN 2 / ADC CH17 /CMD0 ID 2 / D0 12	Input/Output	Hall sensor C-phase Input/ADC chan-
23	HALL_IN2/ADC_CH17/CMP0_IP3/P0.13	input/Output	nel17/Comparator0 positive Input3/P0.13
			Comparator Output/Motor PWM breaking sig-
24	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH1/	Innut/Outnut	nal1/SPI Clock/Timer0 channel1/ADC trigger sig-
24	ADC_TRIGO/SIF/ADC_CH10/CMP0_IP4/P0.14	Input/Output	nal0/SIF/ADC channel10/Comparator0 positive
			Input4/P0.14

3.2 Description of Pin Multiplex Function

Table 3-8 LKS32MC08X Pin Function Selection

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF0
P0.0												ADC_CH4, DAC_OUT
P0.1												ADC_CH6
P0.2												
P0.3						SCL		TIM2_CH0				ADC_CH7
P0.4						SDA		TIM2_CH1				ADC_CH8
P0.5												ADC_CH9
P0.6				UART1_TX(RX)			TIM1_CH0			CAN_RX		
P0.7				UART1_TX(RX)			TIM1_CH1			CAN_TX		
P0.8												
P0.9						SCL		TIM2_CH0				
P0.10						SDA		TIM2_CH1				
P0.11		HALL_IN0						TIM3_CH0				ADC_CH15/CMP0_IP1
P0.12		HALL_IN1						TIM3_CH1		CAN_RX		ADC_CH16/CMP0_IP2
P0.13		HALL_IN2								CAN_TX		ADC_CH17/CMP0_IP3
P0.14	CMP0_OUT		MCPWM_BKIN1		SPI_CLK		TIM0_CH1		ADC_TRIG0		SIF	ADC_CH10/CMP0_IP4
P0.15			MCPWM_CH0P	UARTO_TX(RX)	SPI_DI(DO)		TIM0_CH0		ADC_TRIG1			CMP0_IN

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF0
P1.0			MCPWM_CH0N	UARTO_TX(RX)	SPI_DI(DO)							
P1.1					SPI_CS							
P1.2								TIM3_CH0				
P1.3								TIM3_CH1				ADC_CH5
P1.4	LRC		MCPWM_CH0P									
P1.5	HRC		MCPWM_CH0N									
P1.6			MCPWM_CH1P									
P1.7			MCPWM_CH1N									
P1.8			MCPWM_CH2P									
P1.9			MCPWM_CH2N									
P1.10			MCPWM_CH3P	UARTO_TX(RX)		SCL	TIM0_CH0		ADC_TRIG2			ADC_CH13
P1.11			MCPWM_CH3N	UARTO_TX(RX)		SDA	TIM0_CH1		ADC_TRIG3		SIF	
P1.12			MCPWM_CH1N									
P1.13					SPI_CLK		TIM0_CH0					
P1.14					SPI_DI(DO)		TIM0_CH1					
P1.15			MCPWM_CH2N									

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF0
P2.0					SPI_CS			TIM2_CH1				
P2.1					SPI_CLK							ADC_CH14/ CMP1_IP0
P2.2												CMP1_IN
P2.3	CMP1_OUT		MCPWM_BKIN0		SPI_CS							REF
P2.4		HALL_IN0	MCPWM_CH2P	UART1_TX(RX)			TIM1_CH0		ADC_TRIG3	CAN_RX		CMP1_IP1
P2.5		HALL_IN1	MCPWM_CH2N	UART1_TX(RX)			TIM1_CH1		ADC_TRIG0	CAN_TX		CMP1_IP2
P2.6		HALL_IN2	MCPWM_CH3P					TIM3_CH0	ADC_TRIG1		SIF	CMP1_IP3
P2.7												ADC_CH11/ OPAx_OUT/ LDO15
P2.8				UART1_TX(RX)				TIM3_CH0				OSC_IN
P2.9					SPI_DI(DO)	SCL						ADC_CH12/ CMP0_IP0
P2.10					SPI_DI(DO)	SDA						
P2.11			MCPWM_CH1P					TIM2_CH0				
P2.12			MCPWM_CH1N					TIM2_CH1	ADC_TRIG2			
P2.13			MCPWM_CH3N					TIM3_CH1				
P2.14						SCL						
P2.15						SDA						

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF0
P3.0												OPA1_IP
P3.1												OPA1_IN
P3.2												
P3.3												
P3.4												
P3.5												OPA0_IP
P3.6												
P3.7												OPA0_IN
P3.8												
P3.9				UART1_TX(RX)				TIM3_CH1				OSC_OUT
P3.10												OPA2_IP
P3.11												OPA2_IN
P3.12												
P3.13	HRC		MCPWM_CH0N									
P3.14												OPA3_IN
P3.15												OPA3_IP

LKS32MC08x Datasheet Package Size

4 Package Size

4.1 LKS32MC080R8T8(B)

LQFP64 Profile Quad Flat Package:




Fig. 4-1 LKS32MC080R8T8(B) Package Diagram


Table 4-1 LKS32MC080R8T8(B) Package Size


CVMDOL		MILLIMETER							
SYMBOL	MIN	NOM	MAX						
A	-	-	1.60						
A1	0.05	-	0.15						
A2	1.35	1.40	1.45						
A3	0.59	0.64	0.69						
b	0.18	-	0.26						
b1	0.17	0.20	0.23						
С	0.13	-	0.17						
c1	0.12	0.13	0.14						
D	11.80	12.00	12.20						
D1	9.90	10.00	10.10						
Е	11.80	12.00	12.20						
E1	9.90	10.00	10.10						
e	0.50BSC								
L	0.45	-	0.75						
L1		1.00REF							
θ	0	-	7°						

LKS32MC08x Datasheet Package Size

4.2 LKS32MC081C8T8(B)/LKS32MC083C8T8(B)/LKS32MC088C6T8(B)

TQFP48 Profile Quad Flat Package:





TOP VIEW

SIDE VIEW

Fig. 4-2 LKS32MC081C8T8(B)/LKS32MC083C8T8(B)/LKS32MC088C6T8(B) Package Diagram

Table 4-2 LKS32MC081C8T8(B)/LKS32MC083C8T8(B)/LKS32MC088C6T8(B) Package Size

CVMDOI		MILLIMETER	
SYMBOL	MIN	NOM	MAX
A	-	-	1.20
A1	0.05	-	0.15
A2	0.95	1.00	1.05
b	0.18	0.22	0.26
С	0.13	-	0.17
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
Е	8.80	9.00	9.20
E1	6.90	7.00	7.10
e	-	0.50	-
θ	0°	3.5°	7°
L	0.45	0.60	0.75
L1	-	1.00	-

LKS32MC083C8T8(B),LKS32MC088C8T8(B)封装也是 TQFP48,后面就不做赘述。

4.3 LKS32MC082K8Q8(B)

QFN5*5 32L-0.75 Profile Quad Flat Package:



LKS32MC08x Datasheet Package Size




Fig. 4-3 LKS32MC082K8Q8(B) Package Diagram


Table 4-3 LKS32MC082K8Q8(B) Package Size


CVMDOI	MILLIMETER							
SYMBOL	MIN	NOM	MAX					
A	0.70	0.75	0.80					
A1	-	0.02	0.05					
b	0.18	0.25	0.30					
С	0.18	0.20	0.24					
D	4.90	5.00	5.10					
D2	3.40	3.50	3.60					
e	0.50BSC							
Ne		3.50BSC						
E	4.90	5.00	5.10					
E2	3.40	3.50	3.60					
L	0.35	0.40	0.45					
h	0.30	0.35	0.40					

LKS32MC08x Datasheet Package Size

4.4 LKS32MC087M6S8(B)/LKS32MC087AM6S8(B)/LKS32MC087CM8S8(B)

SSOP24L Profile Quad Flat Package:





TOP VIEW

Fig. 4-4 LKS32MC087M6S8(B) Package Diagram

Table 4-4 LKS32MC087M6S8(B) Package Size

SYMBOL		MILLIMETER	
SIMBOL	MIN	NOM	MAX
A	-	-	1.75
A1	0.10	0.15	0.25
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.23	-	0.31
b1	0.22	0.25	0.28
С	0.20	-	0.24
c1	0.19	0.20	0.21
D	8.55	8.65	8.75
Е	5.80	6.00	6.20
E1	3.80	3.90	4.00
e		0.635BSC	
h	0.30	-	0.50
L	0.50	-	0.80
L1		1.05REF	
θ	0	-	8°

5 Electrical Characteristics

LKS32MC08x is the main stream MCU series. The electrical characteristics of LKS32MC08x are shown in the following table. Take the LKS32MC080R8T8 as an example.

Table 5-1 LKS32MC08x electrical absolute characteristics

Parameter	Min.	Max.	Unit	Description
i ai ailietei	141111.	Max.	Oilit	Description
Voltage (AVDD)	-0.3	+6.0	V	Ground
Operating Temperature	-40	+105	°C	
Storage Temperature	-40	+150	°C	
Junction Temperature	-	150	°C	
Pin Temperature (solder for 10 seconds)	-	260	°C	

Table 5-2 LKS32MC08x Recommended Operating Conditions

Parameter	Min.	Тур.	Max.	Unit	Description
	3.0				The AVDD reset level of version
Dower gupply voltage (AVDD)	3.0	- 5	5.5	V	A chip is 2.2V ± 0.2V
Power supply voltage (AVDD)	2.2				The AVDD reset level of version
	2.2				B chip is 2.7V ± 0.2V
Analog novyon voltago (AVDD.)	3.3	5	5.5	V	ADC use 2.4V internal reference
Analog power voltage(AVDD _A)	2.8	5	5.5	V	ADC use 1.2V internal reference

OPA could work under 3.0V, but the output range will be limited.

Table 5-3 LKS32MC08x ESD parameters

Item	Min.	Max.	Unit
ESD test (HBM)	-6000	6000	V

According to "MIL-STD-883J Method 3015.9", under the environment of 25°C and 55% relative humidity, electrostatic discharge is applied to all IO pins of the tested chip for 3 times, with an interval of 1s each time. The test results show that the anti-static discharge level of the chip reaches Class $3A \ge 4000V$, <8000V.

Table 5-4 LKS32MC08x Latch-up parameters

Item	Min.	Max.	Unit
Latch-up current (85°C)	-200	200	mA

According to "JEDEC STANDARD NO.78E NOVEMBER 2016", apply an overvoltage of 8V to all power IOs and inject 200mA of current on each signal IO. The test results show that the anti-latch-up level of the chip is 200mA.

Table 5-5 LKS32MC08x IO absolute characteristics

Parameter	Description	Min.	Max.	Unit
V _{IN-GPIO}	GPIO Signal Input Voltage Range	-0.3	6.0	V
I _{INJ_PAD}	Maximum Injection Current of a Single GPIO	-11.2	11.2	mA



I _{INJ_SUM}	Maximum Injection Current of All GPIOs	-50	50	mA	ı
----------------------	--	-----	----	----	---

Table 5-6 LKS32MC08x IO DC Parameters

Parameter	Desc	cription	AVDD	Condi- tions	Min.		Max.	Unit
17	High input	t level of digi-	5V		0.7*AVDD			V
V_{IH}	ta	al IO	3.3V	-	2.0			V
V_{IL}	Low input	level of digital	5V				0.3*AVDD	V
VIL		10	3.3V	-			0.8	V
V	Cahmidt by	steresis range	5V		0.1*AVDD			V
V_{HYS}	Schilliatily	steresis range	3.3V	-	U.I AV DD			V
	Digital IO	current con-	5V					
I_{IH}	-	when input is nigh	3.3V	-			1	uA
	Digital IO	current con-	5V					
$I_{\rm IL}$	-	when input is low	3.3V	-	-1			uA
V _{OH}	High output level of dig- ital IO			Current = 11.2mA	AVDD-0.8			V
V _{OL}	-	it level of dig- al IO		Current = 11.2mA			0.5	V
D	Pull-up	Reset pin			100	200	400	kΩ
R_{pup}	resistor*	Normal pin			8	10	12	KS2
R _{io-ana}	Connection resistance between IO and internal analog circuit				100		200	Ω
C _{IN}	Digit	al IO In-	5V				10	n F
CIN	put-ca	pacitance	3.3V	-			10	pF

^{*} Only some IOs have built-in pull-up resistors, see section "Pin Function Description" for details.

Table 5-7 LKS32MC08x Module Current/IDD

模块	Min	Тур	Max	单位
Comparator x1		0.005		mA
OPA x1		0.450		mA
ADC		3.710		mA
DAC		0.710		mA
Temp Sensor		0.150		mA
Band-Gap		0.154		mA
4MHz RC Clock		0.105		mA

PLL		0.080		mA
CPU+flash+SRAM (96MHz)		8.667		mA
CPU+flash+SRAM (12MHz)		1.600		mA
CRC		0.070		mA
DSP		3.421		mA
UART		0.107		mA
DMA		1.340		mA
MCPWM		0.053		mA
TIMER		0.269		mA
SPI		0.500		mA
IIC		0.500		mA
CAN		2.200		mA
Sleep Mode	10	30	50	uA

All the test results above are based on the chips running 96MHz at room temperature with 5V as power supply. Device charactoristics may vary due to process accuracy.

6 Analog Characteristics

The analog characteristics of integrated 6N Driver for LKS32MC086/084D are shown in the following table. Take the LKS32MC080R8T8 as an example.

Parameter Min. Normal Max. Unit Description Analog-to-Digital Converter (ADC) 2.8 ADC use 2.4V internal reference 5 5.5 **Power Supply** 3.3 5 5.5 V ADC use 1.2V internal reference 3 Sampling rate MHz $f_{adc}/16$ -2.35V +2.352 REF2VDD=0, Gain=1; REF=2.4V Differential input signal 2 -3.52REF2VDD=0, Gain=2/3; range V +3.528 8 REF=3.6V -0.3+2.352 REF2VDD=0, Gain=1; REF=2.4V REF2VDD=0, Gain=2/3; -0.3 V +3.528 REF=3.6V Single-ended input -0.3 AVDD*0.9 REF2VDD=1, Gain=1; REF=AVDD signal range REF2VDD=1, Gain=2/3-0.3 AVDD+0.3 V REF=AVDD, limited by IO diode

Table 6-1 LKS32MC08x analog characteristics

The differential signal is usually the signal output from the OPA inside the chip to the ADC; The single-ended signal is usually the sampled signal from the external input through IO. Whether using an internal/external reference, the signal amplitude should not exceed $\pm 98\%$ of the ADC signal range. In particular, when using an external reference, it is recommended that the sampled signal not exceed 90% of the scale.

clamp

DC offset		5	10	mV	Correctable
Effective number of bits (ENOB)	10.5	11		bit	
INL		2	3	LSB	
DNL		1	2	LSB	
SNR	63	66		dB	
Input Resistance	100k			Ohm	
Input Capacitance		10pF		F	
		Refere	nce Voltage	(REF)	
Power Supply	2.2	5	5.5	V	
Power Supply Output Deviation	2.2 -9	5	5.5 9	V mV	
		70		•	
Output Deviation Rejection Ratio of Pow-				mV	

Parameter	Min.	Normal	Max.	Unit	Description				
	Digital-to-Analog Converter (DAC)								
Power Supply	2.2	5	5.5	V					
Load Resistance	5k			Ohm					
Load capacitance			50p	F	Output BUFFER is on				
Output voltage range	0.05		AVDD-0.1	V					
Conversion speed			1M	Hz					
DNL		1	2	LSB					
INL		2	4	LSB					
OFFSET		5	10	mV					
SNR	57	60	66	dB					
		Operatio	nal Amplifie	er (OPA)					
Power Supply	2.8	5	5.5	V					
Bandwidth		10M	20M	Hz					
Load Resistance	20k			Ohm					
Load Capacitance			5p	F					
Input Common Mode Voltage Range (VICM)	0		AVDD	V					
Output Signal Range	0		2*Vcm	V	Under minimum load resistance				
		10	15.0	mV	200K:10.4K amplify gain				
OFFSET		10	16.5	mV	190K:20.4K amplify gain				
OFFSEI		10	18.5	mV	180K:30.4K amplify gain				
		10	20.5	mV	170K:40.4K amplify gain				

This OFFSET is the equivalent differential input deviation obtained when the OPA differential input is short-circuited and OPA OUT is measured from 0 level. The output deviation of OPA is OPA magnification x OFFSET. The Flash NVR area records the OPA offset for factory tests.

Common Mode Voltage (Vcm)	1.65	1.9	2.2	V	Measurement condition: normal temperature. Operational amplifier swing=2 × min(AVDD-Vcm, Vcm). It is recommended that the application using OPA single output should be powered on to measure Vcm and make software subtraction correction. For more analysis, please refer to the official website application note "ANN009 - Differences between Operational Amplifier Differential and Single Operating Mode".
Common Mode Rejec- tion Ratio (CMRR)		80		dB	
Power Supply Rejection		80		dB	

Parameter	Min.	Normal	Max.	Unit	Description
Ratio (PSRR)					
Load Current			500	uA	
Slew Rate		5		V/us	
Phase Margin (PM)		60		De-	
		00		gree	
Comparator (CMP)					
Power Supply	2.2	5	5.5	V	
Input Signal Range	0		AVDD	V	
OFFSET		5	10	mV	
Delay		0.15u		S	Default power consumption
		0.6u		S	Low power consumption
Hysteresis		20		mV	HYS='0'
		0		mV	HYS='1'

Description of Analog Register Table:

Address space of 0x40000040 to 0x40000050 are the calibration registers of each analog module. These registers will be set to a unique calibration value in factory. Generally, users are advised not to configure or change these values. If fine-tuning is required, please read the original settings first, and then adjust based on those values.

Addresses space of 0x40000020 to 0x4000003c are registers open to users. The blank registers must be configured to 0 (these registers will be reset to 0 after power on). Other registers could be configured in situations.

7 Power Management System

The power management system is composed of LDO15 module, power detection module (PVD), power-on/power-off reset module (POR).

AVDD is powered by a $2.2V \sim 5.5V$ supply(The B-version chip is powered by $3.0V \sim 5.5V$), and all internal digital circuits and PLL modules are powered by an internal LDO15.

The LDO15 is automatically turned on after power-on. No software configuration is necessary.

LDO15 has been calibrated before it leaves the factory. Generally, users do not need to configure these registers again.

The POR module monitors the voltage of the LDO15. When the voltage of the LDO15 is lower than 1.1V, for example, at the beginning of power-on or at the time of power-off, it will provide a reset signal for the digital circuit to avoid any abnormal operation.

The PVD module monitors the 5V input power. If it is below a certain threshold, it will remind the MCU by sending an alarm (interrupt) signal. The interrupt reminder threshold can be set to different voltages through the PVDSEL<1:0> registers. The PVD module can be turned off by setting PD_PDT = '1'. For the corresponding value of specific register, please refer to the analog register table.

LKS32MC08x Datasheet Clock System

8 Clock System

The clock system consists of a 32KHz RC oscillator, a 4MHz RC oscillator, an external 4MHz crystal oscillator, and a PLL.

The 32K RC clock is used in the MCU system as a slow clock for modules such as reset/wakeup source filters or used in the low power mode; The 4MHz RC clock can be used as the main clock of the MCU, and can provide a reference clock to PLL. PLL clock is up to 96MHz; The external 4MHz crystal oscillator is used as a backup clock.

Both 32k and 4M RC clocks have been calibrated. In the range of -40 \sim 105 °C, the accuracy of the 32K RC clock is \pm 50%, and the accuracy of the 4M RC clock is \pm 1%.

The 4M RC clock is turned on by setting RCHPD = '0' (ON by default, turn off when set to "1'). The RC clock needs a reference voltage and current provided by the Bandgap voltage reference module; thus, do remember to turn on the BGP module before turning on the RC clock. When the chip is powered on, the 4M RC clock and BGP module are both turned on automatically. The 32K RC clock is always on and cannot be turned off.

The PLL multiplies the 4M RC clock to provide a higher frequency clock for modules like MCU and ADC. The highest frequency of MCU and PWM module is 96MHz, and the typical working frequency of ADC module is 48MHz. It can be set to different frequency by the register ADCLKSEL <1:0>.

PLL is turned on by setting PLLPDN = '1' (OFF by default, turn on when set to '1'). Before turning on the PLL module, the BGP (Bandgap) module should be turned on first. After the PLL is turned on, it needs a settling time of 6us to achieve a stable frequency output. When the chip is powered on, the RCH clock and BGP module are both turned on. PLL is OFF by default and could be enabled by software.

The crystal oscillator circuit has a built-in amplifier and an oscillator capacitor. Connect a crystal between IO OSC_IN/OSC_OUT and set XTALPDN = '1' to start the oscillation.

LKS32MC08x Datasheet Reference Voltage

9 Reference Voltage

Reference voltage and current are provided for ADC, DAC, RC clock, PLL, temperature sensor, operational amplifier, comparator and FLASH. Before using any of the above modules, the BGP voltage reference should be turned on first.

When the chip is powered on, the BGP module is turned on automatically. The voltage reference is turned on by setting BGPPD = $^{\prime}0^{\prime}$. From OFF to ON, BGP needs about 2us to stabilize. BGP output voltage is about 1.2V, and accuracy is \pm 0.8%

10 Analog Digital Converter

The chip integrated a synchronous double-sampling SAR ADC which is shut down by default when the chip is powered up. Before turning on ADC, the BGP module, 4M RC clock and PLL should be turned on first. In the default configuration, ADC clock is 48MHz, which corresponds to a conversion rate of 3Msps.

The synchronous double sampling circuit can sample the two input analog signals at the same time. After the sampling is completed, the ADC converts the two signals one by one and writes them into the corresponding data registers.

ADC takes 16 ADC clock cycles to complete one conversion, of which 13 are conversion cycles and 3 are sampling cycles. I.E. $f_{conv}=f_{adc}/16$. When the ADC clock is set to 48MHz, the conversion rate is 3Msps.

When the ADC is working at a lower frequency, the power consumption can be reduced by setting register CURRIT<1:0>.

ADC could work in different modes: One-time single channel trigger mode, continuous single channel sampling mode, One-time 1 to 20 channels scanning mode, continuous 1 to 20 channels scanning mode. It has a set of 20 independent registers for each analog channel.

The ADC trigger can be MCPWM/Timer trigger signals T0, T1, T2 and T3 happened for the preset number of times, or software trigger event.

Among the 20 analog channels, the 19th channel is analog ground and is used to measure the offset of the ADC. The ADC values of other channels will be automatically subtracted by this offset. The offset is calibrated in factory and store in flash. Each time the chip is powered up, this offset will be loaded into ADC_DC register automatically. If the user needs to improve the offset over the whole temperature, it can be recalculated time by time (for example, each hour) when the ADC is idle.

When GAIN_REF = 0, the ADC voltage reference is 2.4V. The ADC has two gain modes, which are set by GAIN_SHAx, corresponding to 1x and 2/3 x gain setting; 1x gain corresponds to an input signal range of \pm 2.4V, and 2/3 gain corresponds to an input signal range of \pm 3.6V. When measuring the output signal of the OPA, select the specific ADC gain according to the maximum signal that the OPA may output.

11 Operational Amplifier

4-channel of rail-to-rail OPAs (3 channels for 084D) are integrated, with a built-in feedback resistor R2/R1. A resistor R0 is required to be connected in series to the external pin. The resistance of feedback resistors R2:R1 can be adjusted by register RES_OPA0<1:0> to achieve different gain. For the corresponding value of specific register, please refer to the analog register table.

The close-loop gain of OPA is R2/(R1+R0), where R0 is the resistance of the external resistor.

For the application of MOS resistance direct sampling, it is recommended to connect an external resistance of $>20k\Omega$ to reduce the current flowing into the chip pin when the MOS is turned off;

For the application of small resistance sampling, it is recommended to connect an external resistor of 100Ω .

The OPA can select one of the output signals of the 4-channels amplifiers by setting OPAOUT_EN <2:0>, and send it to the P2.7 IO port through a buffer for measurement (see the corresponding relationship in the datasheet 'Pin Function Description'). Because of this buffer, the OPA is able to be output to an IO while operating normally.

When the chip is powered on, the OPA module is OFF by default. It can be turned on by setting OPAxPDN = '1', and turn on the BGP module before turning on the amplifier.

For built-in clamp diodes are integrated between the positive and negative OPA inputs, the motor phase line could be directly connected to the OPA input through a matching resistor, thereby simplifying the external circuit for MOSFET current sampling.

LKS32MC08x Datasheet Comparator

12 Comparator

Built-in 2-channel rail-to-rail comparators with programmable comparator speed, hysteresis voltage, and signal source.

The comparison delay can be set to 0.15 uS/0.6 uS by register IT_CMP. and the hysteresis voltage can be set to 20 mV/0 mV by CMP_HYS.

The signal sources of the positive and negative inputs can be programmed by register CMP_SELP<2:0> and CMP_SELN<1:0>. For details, please refer to the analog register description.

When the chip is powered on, the comparator module is OFF by default. The comparator is turned on by setting CMPxPDN = '1', and turn on the BGP module before turning on the comparator.

13 Temperature Sensor

The chip has a temperature sensor with an accuracy of $\pm 2^{\circ}$ C in $-40 \sim 85^{\circ}$ C and $\pm 3^{\circ}$ C in $-40 \sim 105^{\circ}$ C typically. The temperature sensor will be calibrated in factory, and the calibration value is saved in the flash info area.

When the chip is powered on, the temperature sensor module is OFF by default. Turn on the BGP module before turning on the temperature sensor.

The temperature sensor is turned on by setting TMPPDN = '1', and it takes about 2us to be stable after turning on. Thus, it should be turned on at least 2us ahead before the ADC measures the sensor output.

14 Digital Analog Converter

The chip has a 1-channel 12bit DAC, the maximum range of the output signal can be set to 1.2V/3V/4.85V through the register DAC_GAIN <1:0>.

The 12bit DAC can be output via IO port P0.0 by setting register DACOUT_EN = 1, which can drive a load resistance of over $5k\Omega$ and a load capacitance of 50pF.

The maximum output data rate of the DAC is 1Msps.

When the chip is powered on, the DAC module is OFF by default. DAC can be turned on by setting DAC12BPDN = 1. Turn on the BGP module before turning on the DAC module.

LKS32MC08x Datasheet Processor

15 Processor

- 32-bit Cortex-M0 + DSP dual-core processor
- \triangleright Two-wire SWD debug pin
- System frequency up to 96MHz



LKS32MC08x Datasheet Storage

16 Storage

16.1 Flash

- built-in flash including 32kB/64kB main area and 1kB NVR
- Endurance: 20,000 Cycles(min)
- Data retention: more than 100 years
- ➤ Single byte program: 7.5us(max), Sector erase: 5ms(max)
- ➤ Sector size 512bytes, supporting Sector erase/program and in-application program
- Flash data anti-theft by programming the last word of flash to any words other than 0xFFFFFFF

16.2 **SRAM**

built-in 8kB SRAM

LKS32MC08x Datasheet Motor Control PWM

17 Motor Control PWM

- MCPWM operating frequency is up to 96MHz
- > Supports up to 4 channels of complementary PWM output with adjustable phase
- > The width of dead-zone in each channel can be configured independently
- Support edge-aligned PWM
- Support software control IO mode
- Support IO polarity control
- > Internal short circuit protection to avoid short circuit due to configuration error
- External short circuit protection, enabling fast shutdown by monitoring the external signals
- ➤ Internal ADC sampling interrupt
- Preload MCPWM register configuration and update simutaneously
- Programmable load time and period

LKS32MC08x Datasheet Timer

18 Timer

➤ 4-channel standard timer, 2-channel 16-bit timer, 2-channel 32-bit timer.

- > Support capture mode for measuring external signal/pulse width
- > Support comparison mode for timed interruption of edge-aligned PWM



LKS32MC08x Datasheet Hall Sensor Interface

19 Hall Sensor Interface

- Built-in 1024 cycles filtering
- \triangleright 3-channel Hall signal input
- 24-bit counter, with overflow and capture interrupt

LKS32MC08x Datasheet DSP

20 DSP

Customized DSP instruction set for motor control algorithm, , three-stage pipeline achitecture

- > Operating frequency is up to 96MHz
- ➤ 32/16-bit divider, could finish one division calculation in 10 cycles
- ➤ 32-bit hardware SQRT, could finish one SQRT calculation in 8 cycles
- Q15 format Cordic trigonometric function module, could finish sin/cos/artanc calculation in 8 cycles
- ➤ DSP has independent program memory and data memory, DSP could execute its program independently, and can also be called by MCU to perform a certain calculation as a AHB slave like a coprocessor
- Support DSP IRQ and pause state for data exchange purpose with MCU

21 General Peripherals

> Two UART, full-duplex operation, support 7/8 data bit, 1/2 stop bit, odd/even/no parity mode, with 1 byte tx buffer, 1 byte rx buffer, support Multi-drop Slave/Master mode, support 300 to 115200 baud rate

- > One SPI, support master-slave mode
- One IIC, support master-slave mode
- One CAN-bus (084D without CAN)
- ➤ Hardware watchdog, driven by 32kHz RC clock and which is independent of system high-speed clock, with write protection and 2/4/8/64 seconds reset interval.

22 Special IO Multiplexing

Notes for Special IO Multiplexing of LKS08x

The SWD protocol includes two signals: SWCLK and SWDIO. SWCLK is a clock signal. To the chip, it is an input and will always be an input. SWDIO is a data signal. It switches between the input state and the output state during data transmission, and the default is the input state.

Users could use two IOs of SWD as GPIOs P0.0/P2.15. The precautions are as follows:

- > The default state of GPIO multiplexing is disabled, IO are used as SWD. After the hard reset of the chip, the initial state of IOs are SWD. Both IOs of SWD are fixed pull-up inside the chip (the internal pull-up resistor of the chip is about 10K). Please pay attention to the initial IO voltage level if application has specific requirements.
- When GPIO multiplexing is enabled, tools such as KEIL cannot directly access the chip, i.e., the Debug and erase download functions cannot access the chip since SWD are now general GPIO. If the program needs to be downloaded again, there are two solutions.
- Firstly, it is recommended to use Linko's dedicated offline downloader to erase. It is recommended to leave a certain margin before switching SWD to GPIO, such as about 100ms, to ensure that the offline downloader can erase the chip and prevent the deadlock. This margin is to ensure a successful offline downloader erasing. A greater margin means a greater probability of the successful one-time erasion.
- Secondly, the application should have a GPIO multiplexing exit mechanism. For example, some
 other IO invert (usually input), indicates that the SWDIO is required externally, and the software
 needs to be reconfigured to disable the multiplexing. At this moment, the KEIL function can access the chip via SWD again.

In SSOP24 package and QFN40 package, SWDIO is directly bonded with P0.0 and P2.15, and the corresponding GPIO can be directly enabled. It is recommended that SWDCLK keep unchanged (constant 1 or constant 0) when multiplexing SWDIO

For LKS087E, SWDCLK is bonded with P2.6 and the corresponding GPIO can be directly enabled. If SWDIO and SWDCLK are multiplexed at the same time, considerations for SWDCLK multiplexing are as follows:

- The default state of GPIO multiplexing is disabled, IO are used as SWD. After the hard reset of the chip, the initial state of IOs are SWD. Both IOs of SWD are fixed pull-up inside the chip (the internal pull-up resistor of the chip is about 10K). Please pay attention to the initial IO voltage level if application has specific requirements.
- When GPIO multiplexing is enabled, tools such as KEIL cannot directly access the chip, i.e., the Debug and erase download functions cannot access the chip since SWD are now general GPIO. If the program needs to be downloaded again, there are two solutions.
- Firstly, it is recommended to use Linko's dedicated offline downloader to erase. It is recommended to leave a certain margin before switching SWD to GPIO, such as about 100ms, to ensure that the offline downloader can erase the chip and prevent the deadlock. This margin is to ensure a successful offline downloader erasing. A greater margin means a greater probability of



the successful one-time erasion.

 Secondly, the application should have a GPIO multiplexing exit mechanism. For example, some other IO invert (usually input), indicates that the SWDIO is required externally, and the software needs to be reconfigured to disable the multiplexing. At this moment, the KEIL function can access the chip via SWD again.

When SWDCLK and SWDIO pins are used as GPIO, they should not act at the same time. That is, when SWDCLK multiplexing is enabled and changes, SWDIO can remain at level 0 (similar to time division multiplexing).

For RSTN signal, the default is for the external reset pin of LKS08x chip.

LKS08x allow users to multiplex RSTN as other IOs, and the multiplexed IO is P0.2. The precautions are as follows:

- The default state of reset IO multiplexing is disabled, and the software needs to write 1 to SYS_RST_CFG[5] to multiplex RSTN as GPIO. I.e., the initial state of PO[2] is RSTN. RSTN is provided with a pull-up resistor inside the chip (the internal pull-up resistor of the chip is about 100K). Attention shall be paid when the application has requirements for initial electric level.
- The default state of P0[2] is used as external reset, and the program can only be executed after the RSTN is released. The application needs to ensure that the RSTN has sufficient protection, such as the peripheral circuit with a pull-up resistor. It is better to add a capacitor.
- After RST IO multiplexing is enabled, the external reset is unavailable to the chip. If a hard reset is required, the reset source can only be power-down/watchdog reset.
- ➤ The multiplexing of RSTN does not affect the use of KEIL.

23 Ordering Information

The package type is divided into Tray package and Reel package. The number of chips in the specific package is determined by the package form and package type, and is no longer distinguished by the chip model.

Tray packaging information is shown in the table below

Packaging form	Quantity per	Number of inner boxes	Number of outer boxes	
	plate /tube			
SOP16/ESOP16L	3000/plate	6000PCS	48000PCS	
SSOP24	4000/plate	8000PCS	64000PCS	
SS0P24	50/tube	10000PCS	4000/100000PCS	
QFN 8*8	260/plate	2600PCS	15600PCS	
QFN 4*4/5*5/6*6	490/plate	4900PCS	29400PCS	
QFN 3*3	5000/plate	5000PCS	40000PCS	
LQFP48/TQFP48 0707	250/plate	2500PCS	15000PCS	
LQFP64 1010	160/plate	1600PCS	9600PCS	
LQFP100 1414	90/plate	900PCS	5400PCS	
TSSOP20/28	4000/plate	8000PCS	64000PCS	

Reel packaging information is shown in the table below

Packing category		Quantity per	Quantity	Number of boxes	Number of
		plate /tube	per box	per carton	outer boxes
Braid-13 inch	SOP/ESOP8	4000	8000	8	64000
Braid-13 inch	SOP/ESOP16	3000	6000	8	48000
Braid-13 inch	SSOP24	4000	8000	8	64000
Braid-13 inch	TSSOP20	4000	8000	8	64000
Braid-13 inch	D/QFN3*3	5000	10000	8	80000
Braid-13 inch	D/QFN4*4	5000	10000	8	80000
Braid-13 inch	D/QFN5*5	5000	10000	8	80000
Tube installation	SOP16	50	10000	10	100000
Tube installation	SOP14/SSOP24	50	10000	10	100000
Tube installation	TSSOP24	54	6480	6	38880

LKS32MC08x Datasheet Version History

24 Version History

Table 24-1 Document's Version History

Date	Version No.	Description
2025.07.21	1.88	Delete the Flash section: erase/program one sector while accessing
		another
2025.07.10	1.87	Analog performance parameters add operational amplifier OFFSET
		parameter description correction
2025.07.09	1.86	Add the OFFSET parameter of the operational amplifier to the simula-
		tion performance parameter
2024.12.12	1.85	Description of Added ADC Saturation Range
2024.08.06	1.84	Order package information update to confirm package information by
		package type and package form
2024.01.26	1.83	Modified device Selection Guide
2023.12.12	1.82	Added description of pull-up resistance values
2023.11.20	1.81	Modified LKS32MC080R8T8 P1.12、P1.15 PIN Assignment
2023.11.09	1.80	OPA OFFSET Adds the description, Renewal storage temperature
2023.06.04	1.79	Modify pin multiplex function of P3.13、P1.12 and P1.15
2023.04.28	1.78	Add B-version chip with AVDD power supply range of 3.0-5.5V
2023.04.28 1.78	1.70	Modify package name
2023.03.23	1.77	Adjust AVDD range from 2.2~5.5 to 3.0~5.5V
2023.03.18	1.76	Modified the description of clock accuracy
2023.01.13	1.75	Add ordering information
2022.11.15	1.74	Revise special IO multiplexing
2022.11.07	1.73	Add connection resistance between IO and internal analog circuit
2022.10.28	1.72	Add characteristic of common mode voltage
2022.09.21	1.71	Add CAN function in pin table for 083 Pin14/15/44/45
2021.05.17	1.7	Add LKS32AT085C8Q9
2021.04.13	1.6	Device selection guide
2020.03.20	1.5	English version minor revision
2020.03.19	1.4	English version minor revision
2019.12.10	1.3	Add 087A difference from 087
2019.09.05	1.2	Minor revision
2019.07.18	1.1	Revise 082's definition
2019.03.10	1.0	Initial version

Disclaimer

LKS and LKO are registered trademarks of Linko.

Linko tries its best to ensure the accuracy and reliability of this document, but reserves the right to change, correct, enhance, modify the product and/or document at any time without prior notice. Users can obtain the latest information before placing an order.

Customers should select the appropriate Linko product for their application needs and design, validate and test your application in detail to ensure that it meets the appropriate standards and any safety, security or other requirements. The customer is solely responsible for this.

Linko hereby acknowledges that no intellectual property licenses, express or implied, are granted to Linko or to third parties.

Resale of Linko products on terms other than those set forth herein shall void any warranty warranties made by Linko for such products.

Prohibited for military use or life care and maintenance systems.

For earlier versions, please refer to this document.