

Linko Semiconductor Co., Ltd. 南京凌鸥创芯电子有限公司

Features

 $\circ~~48 MHz$ 32-bit Cortex-M0 core, hardware division coprocessor

 $\circ~$ 30uA low-power sleep mode, MCU sleep power consumption is 30uA

 $\circ\$ -40-105°C industrial-grade operating temperature range

 $\circ~~2.5$ V-5.5 V single power supply, internal integrated digital power supply LDO

 \circ $\,$ Super antistatic and anti-group pulse capability

Storage

• Three specifications including 16kB flash/16kB flash+16kB ROM/32kB flash, with a flash anti-stealing feature

o 4kB RAM

Timer

 $\circ~$ Built-in 4MHz high-precision RC timer, with a full temperature range accuracy of $\pm 1\%$

 $\circ~$ Built-in 64kHz low-speed timer for use in low-power mode

o Internal PLL providing up to a 48MHz timer

Peripherals

- o One UART
- \circ One SPI
- $\circ ~~ \text{One IIC}$

• General-purpose 16-/32-bit timer, supporting capture and edge-aligned PWM

 Dedicated PWM module for motor control, supporting 6 PWM outputs, independent dead zone control

• Dedicated interface for Hall signals, supporting speed measurement and debounce

- o 4-channel DMA
- Hardware watchdog

 \circ Supports up to 25 GPIOs

Analog Module

 $\circ~$ Integrated one 12-bit SAR ADC, 1Msps sampling and conversion rate, 11 channels in total

LKS32MC03x

32bit Compact MCU for Motor Control

- $\circ~$ Integrated 2 OPA, settable for a differential PGA mode
- Integrated two comparators
- $\circ~$ Integrated 8-bit DAC digital-to-analog converter as an internal comparator input
- $\circ~$ Built-in 1.2V voltage reference with an accuracy of 0.5%
- $\circ~$ Built-in 1 low-power LDO and power monitoring circuit

Integrated high-precision, low-temperature drift high-frequency RC timer

Key Strengths

♦ The internal integration of 2 high-speed operational amplifiers can meet the different requirements of single-resistor/dual-resistance current sampling topology

♦ The input port of the operational amplifier integrates a voltage clamp protection circuit, and only two external current-limiting resistors are needed to achieve direct current sampling of the MOSFET internal resistance

♦ ADC module variable gain technology can work with high-speed operational amplifiers to handle a wider dynamic range of current and take into account the sampling accuracy of small current and large current

♦ Integrated two-way comparator

♦ Strong ESD and anti-interference ability, stable and reliable

Single power supply 2.5V~5.5V power supply to ensure the versatility of system power supply

♦ Supports IEC/UL60730 functional safety certification

Application Scenarios

Applicable to control systems such as BLDC/ Sensorless BLDC/ FOC/Sensorless FOC and stepping motors, permanent magnet synchronous motors, asynchronous motors, digital power source etc.



1 Overview

1.1 Function Description

The LKS32MC03x is a 32-bit core compact MCU intended for motor control applications that integrates all the modules required for common motor control systems. LKS32MC033H6P8/ LKS32MC033H6Q8/ LKS32MC037M6S8/ LKS32MC038Y6P8 are MCU models without integrated driver modules. LKS32MC037LM6S8B/ LKS32MC038LY6P8B/ LKS32MC038LY6Q8B are internally integrated with 5V LDO.

• Performance

- ➢ 48MHz 32-bit Cortex-M0 core
- Low-power sleep mode
- > Integrated three-phase full-bridge bootstrapping gate drive modules
- Industrial-grade operating temperature range
- > Super antistatic and anti-group pulse capability

• Memory

- > 32 kB Flash with encryption, a 128-bit chip unique identifier
- ➢ 4kB RAM
- Operating Range
 - The MCU part of LKS32MC034D0F6Q8 is powered by a 2.5V~5.5V power supply. Two LDOs are integrated inside, one of which is 5V LDO to supply power for the analog circuit and the other for digital circuits.
 - ➢ Operating temperature: -40∼105°C
- Timer
 - Built-in 4MHz high-precision RC timer, with an accuracy within ±1% in a range of -40~105°C
 - Built-in 64kHz low-speed timer for use in low-power mode
 - > Internal PLL providing up to a 48MHz timer

• Peripheral Module

- One UART
- One SPI for master-slave mode
- One IIC for master-slave mode
- > One general-purpose 16-bit timer, supporting capture and edge-aligned PWM functions
- > One general-purpose 32-bit timer, supporting capture and edge-aligned PWM functions;
- Dedicated PWM module for motor control, supporting 8 PWM outputs, independent dead zone control

1



- > Dedicated interface for Hall signals, supporting speed measurement and debounce functions
- Hardware watchdog
- 25 GPIOs. Eight GPIOs can be used as wake-up sources for the system. 17 GPIOs can be used as external interrupt source inputs

• Analog Module

- > Integrated one 12-bit SAR ADC, 1.2Msps sampling and conversion rate, 11 channels in total
- > Integrated a 2-channel operational amplifier, settable for a differential PGA mode
- Integrated two comparators
- > Integrated 8-bit DAC digital-to-analog converter
- ➢ Built-in ±2°C temperature sensor
- ▶ Built-in 1.2V voltage reference with an accuracy of 0.5%
- > Built-in 1 low-power LDO and power monitoring circuit
- > Integrated high-precision, low-temperature drift high-frequency RC timer

1.2 Key Strengths

- > High reliability, high integration, small volume of final product, saving BOM costs.
- Internally integrated 2-channel high-speed operational amplifier and two comparators to meet the different requirements of single-resistor/dual-resistor current sampling topologies;
- Internal high-speed operational amplifier integrating high-voltage protection circuits, allowing the high-level common-mode signal to be directly input into the chip, and realizing the direct current sampling mode of MOSFET resistance with the simplest circuit topology;
- The application of patented technology enables the ADC and high-speed operational amplifier to match best, which can handle a wider current dynamic range, while taking into account the sampling accuracy of high-speed small current and low-speed large current;
- The overall control circuit is simple and efficient, with stronger anti-interference ability, more stable and reliable;
- Integrated three-phase full-bridge bootstrapping gate drive modules;
- LKS32MC034D0F6Q8/LKS32MC037EM6S8/LKS32MC037FM6S8/LKS32MC035DL6S8/LK S32MC035EL6S8 with an integrated 5V LDO internally

Applicable to control systems such as inductive BLDC/non-inductive BLDC/inductive FOC/non-inductive FOC and stepping motors, permanent magnet synchronous motors, asynchronous motors, etc.;




1.3 Naming Conventions


= 32bit MCU
= Motor Control Applications = Automobile Applications
mily
 = 1 ADC, 2 PGA, 6N Driver, 5V LDO = 1 ADC, 2 PGA = 1 ADC, 2 PGA, 6N Driver = 1 ADC, 2 PGA, 6N Driver, 5V LDO = 1 ADC, 2 PGA, 6N Driver, 5V LDO, DBOOT = 1 ADC, 1 PGA, 3P3N Driver, 5V LDO = 1 ADC, 2 PGA = 1 ADC, 2 PGA, 3P3N Driver, 5V LDO
= 1 ADC, 2 PGA, MOS, 5V LDO = 1 ADC, 2 PGA, MOS, 3.3V LDO
= 16 pins
= 20 pins
= 24 pins
= 28 pins
= 32 pins
= 40 pins
= 48 pins
= 52 pins
= 64 pins
=100 pins =144 pins
= 16Kbyte Flash Memory
= 32Kbyte Flash Memory
= 64Kbyte Flash Memory
=128Kbyte Flash Memory
=256Kbyte Flash Memory
=384Kbyte Flash Memory
=512Kbyte Flash Memory
= TSSOP
= TQFP/LQFP
= QFN
= SSOP = BGA
- DUA
range
= -40~85°
$= -40 \sim 105^{\circ}$
= -40~125°
= Version, B~Z

Figure 1-1 LKS32MC03x Device Naming Conventions



1.4 System Resources







1.5 FOC System




Figure 1-3 Simplified Schematic Diagram of the LKS32MC03x Vector Sinusoidal Control System



2 Device Selection Table

	Frequency (MHz)	Flash (kB)	RAM (kB)	ADC ch.	DAC	Comparator	Comparator ch.	VAO	HALL	IdS	IIC	UART	Temp. Sensor	TTd	Gate driver	Gate Driver current (A)	Pre-drive supply (V)	Gate floating voltage (V)	Others	Package
LKS32MC031KLC6T8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+0.2/-0.35	13-20	600	5V LDO	LQFP48L 0707
LKS32MC031KLC6T8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+0.2/-0.35	13-20	600	5V LDO	LQFP48L 0707
LKS32MC031PC6Q8C*	48	32	4	9	8BITx1	2	6	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	DFN5.0*6.0 48L
LKS32MC032LK6T8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes						LQFP32
LKS32MC033H6P8	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6P8B	48	32	4	7	8BITx1	2	5	2	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6P8C	48	32	4	7	8BITx1	2	5	2	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6Q8	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC033H6Q8B	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC033H6Q8C	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC034DF6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034DF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034DF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034D0F6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034D0F6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034D0F6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034SF6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034SF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75

Table 2-1 LKS03x Series Device Selection Table

©2020 All rights reserved to Linko Semiconductor; No spread of the confidential document without permission

LKS32MC034SF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034S2F6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034S2F6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLK6Q8C	48	32	4	7	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN4*4 32L-0.75
LKS32MC034F2LF6Q8C	48	32	4	8	8BITx1	2	7	2	3	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN5*5 40L-0.75
LKS32MC034F2LM6Q8C	48	32	4	5	8BITx1	2	3	2	2	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN4*4 24L-0.75
LKS32MC034FLNK6Q8C	48	32	4	5	8BITx1	2							Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN4*4 32L-0.75
LKS32MC034F2LNK6Q8C	48	32	4	5	8BITx1	2	4	2	3	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN4*4 32L-0.75
LKS32MC035DL6S8	48	32	4	6	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035DL6S8B	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035DL6S8C	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035EL6S8B	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SOP16L
LKS32MC035EL6S8C	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SOP16L
LKS32MC037M6S8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037M6S8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037M6S8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037EM6S8	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037EM6S8B	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037EM6S8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037FM6S8B	48	32	4	8	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SSOP24L
LKS32MC037FM6S8C	48	32	4	8	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SSOP24L
LKS32MC037LM6S8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					5V LDO	SSOP24L
LKS32MC037LM6S8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					5V LDO	SSOP24L
LKS32MC037QM6Q8	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	QFN4*4 24L-0.75



LKS32MC037QM6Q8B	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 24L-0.75
LKS32MC037QM6Q8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 24L-0.75
LKS32MC037Q2M6Q8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28	5V LDO	QFN4*4 24L-0.75
LKS32MC038Y6P8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038Y6P8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038Y6P8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038LY6P8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	TSSOP28L
LKS32MC038LY6P8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	TSSOP28L
LKS32MC038LY6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN4x4 28L-0.75
LKS32MC038LY6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN4x4 28L-0.75
LKS32MC039DK6Q8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 32L-0.75
LKS32MC039DK6Q8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 32L-0.75
LKS32MC039PL5K6Q8B*	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN5*5 32L-0.75
LKS32MC039PL5K6Q8C*	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN5*5 32L-0.75
LKS32MC039PL3K6Q8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				3.3V LDO	QFN4*4 32L-0.75
LKS32MC039PL3K6Q8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				3.3V LDO	QFN4*4 32L-0.75

* LKS32MC039PL5K6Q8B/LKS32MC039PL3K6Q8B integrate a three-phase full bridge circuit composed of three pairs of MOS.



3 Pin Assignment

3.1 Pin Assignment Diagram

3.1.1 Special Notes

PU is short for pull-up. The PU pin in the following pin diagrams is designed with an internal pull-up resistor to the AVDD.

The RSTN pin is equipped with an internal $100k\Omega$ pull-up resistor that is fixed to turn on the pull-up, which can be turned off when the RSTN function is switched to the GPIO function

The SWDIO/SWCLK comes with an internal $10k\Omega$ pull-up resistor that is fixed to turn on the pull-up, which can be turned off when the SWD function is switched to the GPIO function

The remaining PU pins have an internal $10 k \Omega$ pull-up resistor that can be turned on or off by software control.

EXTI is external interrupt or GPIO interrupt input pin.

WK is short for wake-up, is external wake-up source.

UARTx_TX(RX): UART supports an interchange between the TX and RX. When the second function of GPIO is selected as UART and GPIO_PIE i.e. input is enabled, it can be used as UART_RX; When GPIO_POE is enabled, it can be used as UART_TX. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

SPI_DI(DO): The DI and DO of SPI can be interchanged. When the second function of GPIO is SPI, and GPIO_PIE i.e. input is enabled, it can be used as SPI_DI; when GPIO_POE i.e. output is enabled, it can be used as SPI_DO. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

3.1.2 Version Difference

There are two versions for each package. The major difference is the pin location of ADC_CH6/ ADC_CH7. For details, please refer to the table below.

B version is recommended for new design.

	A Version	B/C Version				
DAC out	put range 0~3V	B Version: DAC output range0~3V/4.8V C Version: DAC output range0~1.2V/3V/4.8V				
	CLKO		CLKO			
P0_9	MCPWM_CH0P	P0_9	MCPWM_CH0P			
	UART0_RXD		UART0_RXD			

Table 3-1 Version Comparison



9


SDA TIM0_CH1 ADC_TRIGGER TIM0_CH1 CMP0_IN ADC_TRIGGER PU CMP0_IN PU EXTI7 KX3 EXTI7 CLKO WK3 P0_10 P0_10 TIM0_CH0 P0_10 TIM0_CH0 TIM0_CH0P TIM0_CH0 TIM0_CH0 TIM0_CH0 TIM0_CH0		SPI_DO		SPI_DO
ADC_TRIGGER ADC_TRIGGER CMP0_IN CMP0_IN PU PU EXTI7 EXTI7 WK3 ADC_CH6 WK3 WK3 CLKO P0_10 MCPWM_CHOP P0_10 TIM0_CH0 TIM0_CH0		SDA		SDA
CMP0_IN CMP0_IN PU PU EXTI7 EXTI7 WK3 WK3 CLKO P0_10 MCPWM_CHOP P0_10 TIM0_CH0 TIM0_CH0		TIM0_CH1		TIM0_CH1
PU PU EXTI7 EXTI7 WK3 ADC_CH6 WK3 WK3 CLKO P0_10 CLKO MCPWM_CHOP P0_10 CLKO TIM0_CH0 TIM0_CH0 TIM0_CH0		ADC_TRIGGER		ADC_TRIGGER
EXTI7 EXTI7 WK3 ADC_CH6 WK3 WK3 CLKO P0_10 MCPWM_CH0P CLKO TIM0_CH0 TIM0_CH0P		CMP0_IN		CMP0_IN
MCPWM_CHOP P0_10 CLKO TIM0_CHO TIM0_CHO TIM0_CHO		PU		PU
WK3 WK3 CLKO P0_10 CLKO MCPWM_CHOP MCPWM_CHOP MCPWM_CHOP TIM0_CHO TIM0_CHO TIM0_CHO		EXTI7		EXTI7
CLKO P0_10 CLKO MCPWM_CH0P MCPWM_CH0P MCPWM_CH0P TIM0_CH0 TIM0_CH0 TIM0_CH0				ADC_CH6
MCPWM_CH0P MCPWM_CH0P TIM0_CH0 TIM0_CH0		WK3		WK3
P0 10 TIM0_CH0 TIM0_CH0		CLKO	P0_10	CLKO
		MCPWM_CH0P		MCPWM_CH0P
TIM1_CH0 TIM1_CH0	DO 10	TIM0_CH0		TIM0_CH0
	10_10	TIM1_CH0		TIM1_CH0
ADC_CH6		ADC_CH6		
WK4 WK4		WK4		WK4
MCPWM_CH2N MCPWM_CH2N		MCPWM_CH2N		MCPWM_CH2N
P0_15 TIM1_CH0 P0_15 TIM1_CH0	DO 15	TIM1_CH0	DO 15	TIM1_CH0
ADC_CH7	FU_15	ADC_CH7	F0_13	
EXTI9 EXTI9		EXTI9		EXTI9
CMP1_OUT CMP1_OUT		CMP1_OUT		CMP1_OUT
HALL_IN1 HALL_IN1		HALL_IN1		HALL_IN1
MCPWM_CH2N MCPWM_CH2N		MCPWM_CH2N		MCPWM_CH2N
UART0_TXD UART0_TXD		UART0_TXD	_	UART0_TXD
P1_6 TIM0_CH1 P1_6 TIM0_CH1	P1 6	TIM0_CH1	- P1_6	TIM0_CH1
ADC_TRIGGER ADC_TRIGGER	11_0	ADC_TRIGGER		ADC_TRIGGER
ADC_CH7			_	ADC_CH7
CMP1_IP2 CMP1_IP2		CMP1_IP2	_	CMP1_IP2
PU PU		PU	_	РИ
EXTI12 EXTI12		EXTI12		EXTI12
SPI_DI SPI_DI		SPI_DI	-	SPI_DI
SCL SCL		SCL	_	SCL
TIM1_CH1 TIM1_CH1		TIM1_CH1		TIM1_CH1
OPA1_IN OPA1_IN		OPA1_IN		OPA1_IN
P1_5 P1_5 ADC_CH8	P1_5		P1_5	ADC_CH8
CMP1_IP0 CMP1_IP0		CMP1_IP0		CMP1_IP0
PU PU		PU	1	РИ
EXTI11 EXTI11		EXTI11		EXTI11
WK5 WK5		WK5	1	WK5

In A Version, the chip doesn't have ADC_CH8 pin. In B Version, users who don't need OPA1, could use ADC_CH8 by setting SYS_OPA_SEL=0.

By reading SYS_ AFE_ INFO. Version can view the chip version. 1 represents version A and 2 represents version B.



3.1.3 LKS32MC032LK6T8C





	P0_10	P0.10
	CLKO	Clock output for debug
1	MCPWM_CH0P	PWM channel 0 high-side
T	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	WAKEWK4	

Table 3-2 LKS32MC032LK6T8C Pin Description



2

P0_11

MCPWM_CH0N

P0.11

PWM channel 0 low-side

	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
	MCPWM_CH1P	PWM channel 1 high-side
3	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
	MCPWM_CH1N	PWM channel 1 low-side
4	 SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
	MCPWM_CH2P	PWM channel 2 high-side
5	TIM0_CH0	Timer0 channel0
	EXTIEXTI8	
	P0_15	P0.15
	MCPWM_CH2N	PWM channel 2 low-side
6	TIM1_CH0	Timer1 channel0
	EXTIEXTI9	
_	P1_1	P1.1
7	OPA0_IP	OPA0 positive input
0	P1_2	P1.2
8	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
9	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI11	
	WAKEWK5	
	P1_3	P1.3
10	SPI_CS	SPI chip select
10	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
11	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



	EXTIEXTI10	
	P1_7	P1.7
	 CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
12	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI13	
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
13	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI12	
14	GND	Ground
15	GND	Ground
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
16	SCL	I2C clock
10	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI14	
	WAKEWK6	
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
17	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
	TIM1_CH1 ADC_CH9	Timer1 channel1 ADC channel 9



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI15	
	WAKEWK7	
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UARTO_RXD	UARTO receive(transmit)
	ADC_CH10	ADC channel 10
18	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTIEXTIO	
	WAKEWK0	
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
19	RST_n	on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI1	
	WAKEWK1	
	P0_1	P0.1
20	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
21	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
22	SCL	I2C clock
22	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI2	
	P0_5	P0.5
23	HALL_IN1	Hall interface input 1
23	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)



	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTIEXTI3	
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
24	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTIEXTI4	
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
25	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI6	
	WAKEWK2	
26	NC	Not connected
27	GND	Ground
28	AVDD	MCU power supply
29	NC	Not connected
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
30	TIM0_CH1	Timer0 channel1
30	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTIEXTI5	
31	NC	Not connected
	P0_9	P0.9
	CLKO	Clock output for debug
32	MCPWM_CH0P	PWM channel 0 high-side
52	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data



TIM0_CH1	Timer0 channel1
ADC_TRIGGER	ADC trigger for debug
ADC_CH6	ADC channel 6
CMP0_IN	Comparator0 negative input
PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
EXTIEXTI7	P0.10
WAKEWK3	Clock output for debug

3.1.4 LKS32MC033H6P8




Figure 3-2 LKS32MC033H6P8 Pin Assignment Diagram

	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_8	P0.8
1	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3

Table 3-3 LKS32MC033H6P8 Pin Description



	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
2	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
3	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	DCT	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
4	RST_n	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should
		be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
5	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
6	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
7	GND	Ground
8	GND	Ground
9	AVDD	Power supply, 2.5~5.5V
	P0_4	P0.4
10	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side



	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
l	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UARTO transmit(receive)
	SDA	I2C data
11	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
12	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
13	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side



	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_10	P0.10
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
14	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	ADC_CH6	ADC channel 6
	WK4	External wake-up signal 4
	P0_11	P0.11
	MCPWM_CH0N	PWM channel 0 low-side
15	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
	MCPWM_CH1P	PWM channel 1 high-side
16	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
4.5	MCPWM_CH1N	PWM channel 1 low-side
17	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
10	MCPWM_CH2P	PWM channel 2 high-side
18	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
	P0_15	P0.15
	MCPWM_CH2N	PWM channel 2 low-side
19	TIM1_CH0	Timer1 channel0
	ADC_CH7	ADC channel 7
	EXTI9	External GPIO interrupt input signal 9
	P1_5	P1.5
	SPI_DI	SPI data input(output)
20	SCL	I2C clock
20	TIM1_CH1	Timer1 channel1
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5

3.1.5 LKS32MC033H6P8B/ LKS32MC033H6P8C




Figure 3-3 LKS32MC033H6P8B(C) Pin Assignment Diagram

	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_8	P0.8
	SWCLK	SWD Clock
1	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14

Table 3-4 LKS32MC033H6P8B(C) Pin Description



	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
2	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
3	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	DCT »	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
4	RST_n	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should
		be 100nF. The built-in $10k\Omega\;$ pull-up resistor could be turned-off by software.
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
5	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	РО.3
6	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
7	GND	Ground
8	GND	Ground
9	AVDD	Power supply, 2.5~5.5V
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
10	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select



	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
11	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
12	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
13	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)




	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_10	P0.10
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
14	ТІМ0_СН0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	WK4	External wake-up signal 4
	P0_11	P0.11
	MCPWM_CH0N	PWM channel 0 low-side
15	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
	MCPWM_CH1P	PWM channel 1 high-side
16	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
17	MCPWM_CH1N	PWM channel 1 low-side
17	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
10	MCPWM_CH2P	PWM channel 2 high-side
18	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
	P0_15	P0.15
19	MCPWM_CH2N	PWM channel 2 low-side
19	TIM1_CH0	Timer1 channel0
	EXTI9	External GPIO interrupt input signal 9
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
20	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11



WK5

3.1.6 LKS32MC033H6Q8






Table 3-5 LKS32MC033H6Q8 Pin Description

	P0_2	P0.2
	SPI_DI	SPI data input(output)
	RST_n	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
1		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
2	SPI_CS	SPI chip select



P0_3 P0.3 3 TIM1_CH0 Timer1 ch	tive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
3 TIM1_CH0 Timer1 ch OPA0_IN_B OPA0 nega	annelO
OPA0_IN_B OPA0 nega	
	tive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
5 NC	
	ply, 2.5~5.5V
P0_4 P0.4	P.9, -0 0.01
	ace input 0
	nel 1 low-side
	eive(transmit)
SPI_CS SPI chip se	
SCL I2C clock	
7 TIM1_CH0 Timer1 ch	annel0
	r for debug
ADC_CH1 ADC chan	
	pr0 positive input2
	$k\Omega$ Pull-up resistor which could be turn-off by software
EXTI2 External G	PIO interrupt input signal 2
P0_5 P0.5	
HALL_IN1 Hall interf	ace input 1
MCPWM_BKIN1 PWM brea	k signal 1
UART0_TXD UART0 tra	nsmit(receive)
SDA I2C data	
8 TIM1_CH1 Timer1 ch	annel1
ADC_CH2 ADC chann	lel 2
CMP0_IP1 Comparate	pr0 positive input1
PU Built-in 10	$k\Omega$ Pull-up resistor which could be turn-off by software
EXTI3 External G	PIO interrupt input signal 3
P0_8 P0.8	
CMP0_OUT Comparate	or 0 output
MCPWM_BKIN1 PWM brea	k signal 1
UART0_TXD UART0 tra	nsmit(receive)
SPI_CLK SPI clock	
SCL I2C clock	
TIM0_CH0 Timer0 ch	annel0
	r for debug
ADC_CH4 ADC chann	el 4
CMP0_IP3 Comparate	pr0 positive input3
PU Built-in 10	$k\Omega$ Pull-up resistor which could be turn-off by software
EXTI6 External G	PIO interrupt input signal 6
WK2 External w	rake-up signal 2
P0_7 P0.7	



	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UARTO_RXD	UARTO receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
10	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_10	P0.10
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
11	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	ADC_CH6	ADC channel 6
	WK4	External wake-up signal 4
	P0_11	P0.11
	MCPWM_CH0N	PWM channel 0 low-side
12	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
10	MCPWM_CH1P	PWM channel 1 high-side
13	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
	MCPWM_CH1N	PWM channel 1 low-side
14	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
1 -	MCPWM_CH2P	PWM channel 2 high-side
15	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
16	P0_15	P0.15




	MCPWM_CH2N	PWM channel 2 low-side
	TIM1_CH0	Timer1 channel0
	ADC_CH7	ADC channel 7
	EXTI9	External GPIO interrupt input signal 9
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
17	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
18	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
19	SDA	I2C data
19	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
20	ADC_CH10	ADC channel 10
20	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0




WK0

External wake-up signal 0

3.1.7 LKS32MC033H6Q8B/ LKS32MC033H6Q8C





	P0_2	P0.2	
	SPI_DI	SPI data input(output)	
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the	
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD	
1		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.	
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.	
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software	
	EXTI1	External GPIO interrupt input signal 1	
	WK1	External wake-up signal 1	
2	P0_1	P0.1	

Table 3-6 LKS32MC033H6Q8B(C) Pin Description



	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
3	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
4	GND	Ground
5	NC	
6	AVDD	Power supply, 2.5~5.5V
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
-	SCL	I2C clock
7	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
8	SDA	I2C data
0	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
9	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2



	P0_7	
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	 OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
10	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_10	P0.10
	CLKO	Clock output for debug
11	MCPWM_CH0P	PWM channel 0 high-side
11	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	WK4	External wake-up signal 4
	P0_11	P0.11
12	MCPWM_CH0N	PWM channel 0 low-side
12	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
13	MCPWM_CH1P	PWM channel 1 high-side
15	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
14	MCPWM_CH1N	PWM channel 1 low-side
14	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
15	MCPWM_CH2P	PWM channel 2 high-side
12	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8





	P0_15	P0.15
	MCPWM_CH2N	PWM channel 2 low-side
16	TIM1_CH0	Timer1 channel0
	EXTI9	External GPIO interrupt input signal 9
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
17	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	 MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
18	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
10	SDA	I2C data
19	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
20	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LDO15	1.5V LDO output
	DAC_OUT	DAC output



EXTI0	External GPIO interrupt input signal 0
WK0	External wake-up signal 0

3.1.8 LKS32MC037M6S8





	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
1	SDA	I2C data
1	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3

Table 3-7 LKS32MC037M6S8 Pin Description



	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
2	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_10	P0.10
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
3	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	ADC_CH6	ADC channel 6
	WK4	External wake-up signal 4
	P0_11	P0.11
	MCPWM_CH0N	PWM channel 0 low-side
4	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
_	MCPWM_CH1P	PWM channel 1 high-side
5	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
6	MCPWM_CH1N	PWM channel 1 low-side
6	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
7	MCPWM_CH2P	PWM channel 2 high-side
/	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
	P0_15	P0.15
	MCPWM_CH2N	PWM channel 2 low-side
8	TIM1_CH0	Timer1 channel0
	ADC_CH7	ADC channel 7
	EXTI9	External GPIO interrupt input signal 9
9	P1_1	P1.1
9	OPA0_IP	OPA0 positive input
10	P1_2	P1.2
10	OPA0_IN	OPA0 negative input
	P1_5	P1.5
11	SPI_DI	SPI data input(output)
	SCL	I2C clock



	TIM1_CH1	Timer1 channel1
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
12	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
13	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
14	UART0_TXD	UART0 transmit(receive)
14	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
15	UART0_RXD	UART0 receive(transmit)
15	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_8	P1.8
	SWCLK	SWD Clock
16	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)



	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
45	SDA	I2C data
17	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTIO	External GPIO interrupt input signal 0
18	WK0	External wake-up signal 0
10	P0_2	
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
	KS1_N	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should
		be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
19	GND	Ground
20	AVDD	Power supply, 2.5~5.5V
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
21	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock



	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
22	SDA	I2C data
22	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
23	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
24	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2



3.1.9 LKS32MC037M6S8B/ LKS32MC037M6S8C




Figure 3-6 LKS32MC037M6S8B(C) Pin Assignment Diagram

	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
1	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_7	P0.7
2	UART0_TXD	UART0 transmit(receive)
2	SCL	I2C clock
	TIM0_CH1	Timer0 channel1

Table 3-8 LKS32MC037M6S8B(C) Pin Description



	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_10	P0.10
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
3	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	WK4	External wake-up signal 4
	P0_11	P0.11
	MCPWM_CH0N	PWM channel 0 low-side
4	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
_	MCPWM_CH1P	PWM channel 1 high-side
5	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
6	MCPWM_CH1N	PWM channel 1 low-side
6	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
7	MCPWM_CH2P	PWM channel 2 high-side
/	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
	P0_15	P0.15
8	MCPWM_CH2N	PWM channel 2 low-side
0	TIM1_CH0	Timer1 channel0
	EXTI9	External GPIO interrupt input signal 9
9	P1_1	P1.1
,	OPA0_IP	OPA0 positive input
10	P1_2	P1.2
10	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
11	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11



	WK5	External wake-up signal 5
12	P1_3	P1.3
	 SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
10	SPI_CS	SPI chip select
13	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
14	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
15	UART0_RXD	UART0 receive(transmit)
15	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
16	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3



	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
17	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
10	WK0	External wake-up signal 0
18	P0_2	
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
		AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should
		be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
19	GND	Ground
20	AVDD	Power supply, 2.5~5.5V
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
21	SPI_CS	SPI chip select
21	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
22	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
23	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
24	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2



3.1.10 LKS32MC037LM6S8B/ LKS32MC037LM6S8C




Figure 3-7 LKS32MC037LM6S8B(C) Pin Assignment Diagram

1	GND	Ground
-	-	
2	AVDD	Power supply, 2.2~5.5V
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
3	SCL	I2C clock
3	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
4	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)

Table 3-8 LKS32MC037LM6S8B(C) Pin Description



	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
5	ADC_CH3	ADC channel 3
Ŭ	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UARTO transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
6	ТІМ0_СН0	Timer0 channel0
0	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UARTO_RXD	UARTO receive(transmit)
	SPI_DO	SPI data output(input)
	SDA SDA	I2C data
7	TIM0_CH1	Timer0 channel1
,	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_7	P0.7
	UARTO_TXD	UART0 transmit(receive)
	SCL	I2C clock
8		Timer0 channel1
	TIM0_CH1 ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
9	P0_10	P0.10
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	TIM0_CH0	Timer0 channel0
	 TIM1_CH0	Timer1 channel0
	WK4	External wake-up signal 4
-	P0_11	P0.11
	MCPWM_CH0N	PWM channel 0 low-side
10	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
	MCPWM_CH1P	PWM channel 1 high-side
11	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
10	MCPWM_CH1N	PWM channel 1 low-side
12	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
13	MCPWM_CH2P	PWM channel 2 high-side
15	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
	P0_15	P0.15
14	MCPWM_CH2N	PWM channel 2 low-side
11	TIM1_CH0	Timer1 channel0
	EXTI9	External GPIO interrupt input signal 9
15	P1_1	P1.1
10	OPA0_IP	OPA0 positive input
	P1_2	P1.2
	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
16	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
17	P1_3	P1.3



SPLCS SPI chip select TIM1_CH0 Timer1 channel0 OPA1_IP OPA1 positive input P1_4 P1.4 CMP1_OUT Comparator 1 output MCPWM_BKIN0 PWM break signal 0 SPI_CS SPI chip select TIM0_CH1 Timer0 channel1 CMP1_IN Comparator1 negative input PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT110 External GPI0 interrupt input signal 10 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LD0 output DAC_OUT DAC output DAC_OUT DAC output P0_2 P0.2 SPI_DI SPI data input(output) P0_2 P0.2 SPI_DI SPI data input(output) P0_2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
MCPWM_BKIN0 PWM break signal 0 SPI_CS SPI chip select TIM0_CH1 Timer0 channel1 CMP1_IN Comparator1 negative input PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI10 External GPI0 interrupt input signal 10 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LD0 output DAC_OUT DAC output EXT10 External GPI0 interrupt input signal 0 WK0 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor which could be turn-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11<	
SPLCS SPI chip select TIM0_CH1 Timer0 channel1 CMP1_IN Comparator1 negative input PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT110 External GPI0 interrupt input signal 10 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turned-off by software EXT11 External GPI0 interrupt input signal 1 WK1 External wake-up signal 1 WK1	
18 TIM0_CH1 Timer0 channel1 CMP1_IN Comparator1 negative input PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT110 External GPI0 interrupt input signal 10 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXT10 External GPI0 interrupt input signal 0 WK0 External GPI0 interrupt signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPI0 interrupt input signal 1 WK1 External GPI0 interrupt signal 1 P1_8 P1.8	
CMP1_IN Comparator1 negative input PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI10 External GPI0 interrupt input signal 10 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LD0 output DAC_OUT DAC output EXTI0 External GPI0 interrupt input signal 0 WK0 External GPI0 interrupt input signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor which could be turn-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by	
PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI10External GPI0 interrupt input signal 10 $P0_0$ P0.0MCPWM_BKIN0PWM break signal 0UART0_RXDUART0 receive(transmit)ADC_CH10ADC channel 10REFReference voltage output for debugLD0151.5V LD0 outputDAC_OUTDAC outputDAC_OUTDAC outputP0_2P0.2SPI_DISPI data input(output)P0_2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ Pull-up resistor which could be turn-off by softwarePUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT11External GPI0 interrupt input signal 1WK1External GPI0 interrupt input signal 1P1_8P1.8	
EXT110External GPI0 interrupt input signal 10P0_0P0.0MCPWM_BKIN0PWM break signal 0UART0_RXDUART0 receive(transmit)ADC_CH10ADC channel 10REFReference voltage output for debugLD0151.5V LD0 outputDAC_OUTDAC outputEXT10External GPI0 interrupt input signal 0WK0External wake-up signal 0P0_2P0.2SPI_DISPI data input(output)P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turn-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT11External GPI0 interrupt input signal 1WK1External wake-up signal 1P1_8P1.8	
$19 \begin{array}{ c c c c } \hline P0_0 & P0.0 \\ \hline P0.0 & PWM break signal 0 \\ \hline WART0_RXD & UART0 receive(transmit) \\ \hline ADC_CH10 & ADC channel 10 \\ \hline REF & Reference voltage output for debug \\ \hline LD015 & 1.5V LDO output \\ \hline DAC_OUT & DAC output \\ \hline EXTI0 & External GPIO interrupt input signal 0 \\ \hline WK0 & External wake-up signal 0 \\ \hline P0_2 & P0.2 \\ \hline SPI_DI & SPI data input(output) \\ \hline RST_n & P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10k\Omega pull-up resistor which could be turn-off by software. \\ \hline PU & Built-in 10k\Omega Pull-up resistor which could be turn-off by software \\ \hline EXT11 & External GPIO interrupt input signal 1 \\ \hline WK1 & External wake-up signal 1 \\ \hline P1_8 & P1.8 \\ \hline \end{array}$	
MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turn-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPI0 interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LD0 output DAC_OUT DAC output EXTI0 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPI0 interrupt input signal 1 WK1 External wake-up signal 1	
ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
LD0151.5V LDO outputDAC_OUTDAC outputEXTI0External GPIO interrupt input signal 0WK0External wake-up signal 0P0_2P0.2SPI_DISPI data input(output)P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1WK1External wake-up signal 1P1_8P1.8	
DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
EXTIOExternal GPIO interrupt input signal 019WK0External wake-up signal 0P0_2P0.2SPI_DISPI data input(output)RST_nP0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1WK1External wake-up signal 1P1_8P1.8	
19 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
19 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
RST_nground. It is recommended a 10k-20k pull-up resistor is placed between RSTN a on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT11External GPIO interrupt input signal 1WK1External wake-up signal 1P1_8P1.8	
RST_n on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	o the
on PCB. If there is an external pull-up resistor, the capacitance of RSTN should b The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	nd AVDD
PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	e 100nF.
EXTI1 External GPIO interrupt input signal 1 WK1 External wake-up signal 1 P1_8 P1.8	
WK1 External wake-up signal 1 P1_8 P1.8	
P1_8 P1.8	
SWCLK SWD Clock	
HALL_IN2 Hall interface input 2	
MCPWM_CH3P PWM channel 3 high-side	
UART0_TXD UART0 transmit(receive)	
SCL I2C clock	
20 TIM1_CH0 Timer1 channel0	
ADC_TRIGGER ADC trigger for debug	
CMP1_IP3 Comparator1 positive input3	
PU Built-in 10kΩ Pull-up resistor which could be turn-off by software	
EXTI14 External GPIO interrupt input signal 14	
WK6 External wake-up signal 6	
P1_6 P1.6	
21 CMP1_OUT Comparator 1 output	



	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
22	UART0_RXD	UART0 receive(transmit)
22	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
23	SDA	I2C data
23	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
24	VCCLDO	5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling capaci-
		tors should be > 0.33uF and placed as close as possible to this pin.



3.1.11 LKS32MC038Y6P8




Figure 3-8 LKS32MC038Y6P8 Pin Assignment Diagram

	P0_10	P0.10
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
1	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	ADC_CH6	ADC channel 6
	WK4	External wake-up signal 4
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
2	TIM0_CH1	Timer0 channel1
2	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5



	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
3	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_11	P0.11
	MCPWM_CH0N	PWM channel 0 low-side
4	SPI_CLK	SPI clock
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
_	MCPWM_CH1P	PWM channel 1 high-side
5	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
(MCPWM_CH1N	PWM channel 1 low-side
6	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
7	MCPWM_CH2P	PWM channel 2 high-side
/	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
	P0_15	P0.15
	MCPWM_CH2N	PWM channel 2 low-side
8	TIM1_CH0	Timer1 channel0
	ADC_CH7	ADC channel 7
	EXTI9	External GPIO interrupt input signal 9
9	P1_1	P1.1
2	OPA0_IP	OPA0 positive input
10	P1_2	P1.2
10	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
11	SCL	I2C clock
11	TIM1_CH1	Timer1 channel1
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
12	 TIM1_CH0	Timer1 channel0
	 OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
13	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
14	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
15	SDA	I2C data
15	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
16	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



	EXTI13	External GPIO interrupt input signal 13
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UARTO_TXD	UARTO transmit(receive)
	SCL	I2C clock
17	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UARTO_TXD	UART0 transmit(receive)
18	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
-	P0_2	P0.2
	SPI_DI	SPI data input(output)
	_	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
19		AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in 10k Ω pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
20	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
21	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
22	GND	Ground
23	GND	Ground
24	AVDD	Power supply, 2.5~5.5V
25	P0_4	P0.4
	HALL_IN0	Hall interface input 0



	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
26	SDA	I2C data
26	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
27	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
28	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6



3.1.12 LKS32MC038Y6P8B/ LKS32MC038Y6P8C




Figure 3-9 LKS32MC038Y6P8B(C) Pin Assignment Diagram

	P0_10	P0.10
	CLKO	Clock output for debug
1	MCPWM_CH0P	PWM channel 0 high-side
1	TIM0_CH0	Timer0 channel0
	TIM1_CH0	Timer1 channel0
	WK4	External wake-up signal 4
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
2	TIM0_CH1	Timer0 channel1
2	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
3	P0_9	P0.9
3	CLKO	Clock output for debug

Table 3-10 LKS32MC038Y6P8B(C) Pin Description



	MCPWM_CH0P	PWM channel 0 high-side
	UARTO_RXD	UARTO receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_11	P0.11
		PWM channel 0 low-side
4	MCPWM_CH0N	SPI clock
	SPI_CLK	
	TIM1_CH1	Timer1 channel1
	P0_12	P0.12
5	MCPWM_CH1P	PWM channel 1 high-side
	SPI_DO	SPI data output(input)
	TIM0_CH1	Timer0 channel1
	P0_13	P0.13
6	MCPWM_CH1N	PWM channel 1 low-side
U	SPI_DI	SPI data input(output)
	TIM1_CH1	Timer1 channel1
	P0_14	P0.14
7	MCPWM_CH2P	PWM channel 2 high-side
,	TIM0_CH0	Timer0 channel0
	EXTI8	External GPIO interrupt input signal 8
	P0_15	P0.15
8	MCPWM_CH2N	PWM channel 2 low-side
0	TIM1_CH0	Timer1 channel0
	EXTI9	External GPIO interrupt input signal 9
0	P1_1	P1.1
9	OPA0_IP	OPA0 positive input
10	P1_2	P1.2
10	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
11	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
12	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
13	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UARTO_RXD	UARTO receive(transmit)
	ADC_CH10	ADC channel 10
14	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTIO	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
15	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
4.6	UART0_RXD	UART0 receive(transmit)
16	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13



	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UARTO_TXD	UARTO transmit(receive)
	SCL	I2C clock
17	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UARTO_TXD	UARTO transmit(receive)
18	TIM0_CH1	Timer0 channel1
10	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
	P0_2	P0.2
	SPI_DI	SPI data input(output)
	511_01	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
19		AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in 10k Ω pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
20	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
21	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
22	GND	Ground
23	GND	Ground
24	AVDD	Power supply, 2.5~5.5V
25	P0_4	P0.4
	HALL_IN0	Hall interface input 0
		1



	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
26	SDA	I2C data
26	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
27	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
28	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2



3.1.13 LKS32MC038LY6P8B/ LKS32MC038LY6P8C




Figure 3-10 LKS32MC038LY6P8B(C) Pin Assignment Diagram

1	GND	Ground
2	AVDD	Power supply, 2.2~5.5V
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
3	SCL	I2C clock
3	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2

Table 3-11 LKS32MC038LY6P8B(C) Pin Description



	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	 MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
4	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
5	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
6	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
7	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
8	P0_7	P0.7
Ŭ	UART0_TXD	UART0 transmit(receive)



	SCL	I2C clock						
	TIM0_CH1	Timer0 channel1						
	ADC_CH5	ADC channel 5						
	OPAx_OUT	OPA output						
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software						
	EXTI5	External GPIO interrupt input signal 5						
	P0_10	P0.10						
	CLKO	Clock output for debug						
	MCPWM_CH0P	PWM channel 0 high-side						
9	TIM0_CH0	Timer0 channel0						
	 TIM1_CH0	Timer1 channel0						
	WK4	External wake-up signal 4						
	P0_11	P0.11						
	MCPWM_CH0N	PWM channel 0 low-side						
10	SPI_CLK	SPI clock						
	TIM1_CH1	Timer1 channel1						
-	P0_12	P0.12						
	MCPWM_CH1P	PWM channel 1 high-side						
11	SPI_DO	SPI data output(input)						
	TIM0_CH1	Timer0 channel1						
	P0_13	P0.13						
	MCPWM_CH1N	PWM channel 1 low-side						
12	SPI_DI	SPI data input(output)						
	TIM1_CH1	Timer1 channel1						
	P0_14	P0.14						
10	MCPWM_CH2P	PWM channel 2 high-side						
13	TIM0_CH0	Timer0 channel0						
	EXTI8	External GPIO interrupt input signal 8						
	P0_15	P0.15						
14	MCPWM_CH2N	PWM channel 2 low-side						
14	TIM1_CH0	Timer1 channel0						
	EXTI9	External GPIO interrupt input signal 9						
15	P1_1	P1.1						
15	OPA0_IP	OPA0 positive input						
16	P1_2	P1.2						
10	OPA0_IN	OPA0 negative input						
	P1_5	P1.5						
	SPI_DI	SPI data input(output)						
	SCL	I2C clock						
17	TIM1_CH1	Timer1 channel1						
	ADC_CH8	ADC channel 8						
	OPA1_IN	OPA1 negative input						
	CMP1_IP0	Comparator1 positive input0						




	PU Built-in 10kΩ Pull-up resistor which could be turn-off by software						
	EXTI11	External GPIO interrupt input signal 11					
	WK5	External wake-up signal 5					
	P1_3	P1.3					
	SPI_CS	SPI chip select					
18	TIM1_CH0	Timer1 channel0					
	OPA1_IP	OPA1 positive input					
	 P1_4	P1.4					
	CMP1_OUT	Comparator 1 output					
	MCPWM_BKIN0	PWM break signal 0					
	SPI_CS	SPI chip select					
19	TIM0_CH1	Timer0 channel1					
	CMP1_IN	Comparator1 negative input					
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software					
	EXTI10	External GPIO interrupt input signal 10					
	P1_6	P1.6					
	CMP1_OUT	Comparator 1 output					
	HALL_IN1	Hall interface input 1					
	MCPWM_CH2N	PWM channel 2 low-side					
	UART0_TXD	UART0 transmit(receive)					
20	TIM0_CH1	Timer0 channel1					
	ADC_TRIGGER	ADC trigger for debug					
	ADC_CH7	ADC channel 7					
	CMP1_IP2	Comparator1 positive input2					
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software					
	EXTI12	External GPIO interrupt input signal 12					
	P1_8	P1.8					
	SWCLK	SWD Clock					
	HALL_IN2	Hall interface input 2					
	MCPWM_CH3P	PWM channel 3 high-side					
	UART0_TXD	UART0 transmit(receive)					
21	SCL	I2C clock					
21	TIM1_CH0	Timer1 channel0					
	ADC_TRIGGER	ADC trigger for debug					
	CMP1_IP3	Comparator1 positive input3					
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software					
	EXTI14	External GPIO interrupt input signal 14					
	WK6	External wake-up signal 6					
	P1_7	P1.7					
	CMP0_OUT	Comparator 0 output					
22	HALL_IN0	Hall interface input 0					
	MCPWM_CH2P	PWM channel 2 high-side					
	UART0_RXD	UART0 receive(transmit)					




	TIM0_CH0	Timer0 channel0				
	ADC_TRIGGER	ADC trigger for debug				
	CMP1_IP1	Comparator1 positive input1				
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software				
	External GPIO interrupt input signal 13					
	P1_9	P1.9				
	SWDAT	SWD Data				
	MCPWM_CH3N	PWM channel 3 low-side				
	UART0_RXD	UART0 receive(transmit)				
	SDA	I2C data				
23	TIM1_CH1	Timer1 channel1				
	ADC_CH9	ADC channel 9				
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software				
	EXTI15	External GPIO interrupt input signal 15				
	WK7	External wake-up signal 7				
	P0_0	P0.0				
	MCPWM_BKIN0	PWM break signal 0				
	UARTO_RXD	UART0 receive(transmit)				
	ADC_CH10	ADC channel 10				
24	REF	Reference voltage output for debug				
	LD015	1.5V LDO output				
	DAC_OUT	DAC output				
	EXTI0	External GPIO interrupt input signal 0				
	WK0	External wake-up signal 0				
	P0_2	P0.2				
	SPI_DI	SPI data input(output)				
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the				
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and				
25	101_11	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should				
		be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.				
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software				
	EXTI1	External GPIO interrupt input signal 1				
	WK1	External wake-up signal 1				
	P0_1	P0.1				
26	SPI_CS	SPI chip select				
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1				
	P0_3	P0.3				
27	TIM1_CH0	Timer1 channel0				
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1				
28	VCCLDO	5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling				
		capacitors should be > 0.33uF and placed as close as possible to this pin.				





3.1.14 LKS32MC038LY6Q8B/ LKS32MC038LY6Q8C



	P0_12	P0.12						
1	MCPWM_CH1P	PWM channel 1 high-side						
1	SPI_DO	SPI data output(input)						
	TIM0_CH1	Timer0 channel1						
	P0_13	P0.13						
2	MCPWM_CH1N	PWM channel 1 low-side						
	SPI_DI	SPI data input(output)						

Table 3-11 LKS32MC038LY6Q8B (C) Pin Description



	TIM1_CH1	Timer1 channel1							
	P0_14	P0.14							
	MCPWM_CH2P	PWM channel 2 high-side							
3	TIM0_CH0	Timer0 channel0							
	EXTI8	External GPIO interrupt input signal 8							
	P0_15	P0.15							
	MCPWM_CH2N	PWM channel 2 low-side							
4	TIM1_CH0	Timer1 channel0							
	EXTI9	External GPIO interrupt input signal 9							
_	P1_1	P1.1							
5	OPA0_IP	OPA0 positive input							
(P1_2	P1.2							
6	OPA0_IN	OPA0 negative input							
	P1_5	P1.5							
	SPI_DI	SPI data input(output)							
	SCL	I2C clock							
	TIM1_CH1	Timer1 channel1							
_	ADC_CH8	ADC channel 8							
7	OPA1_IN	OPA1 negative input							
	CMP1_IP0	Comparator1 positive input0							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI11	External GPIO interrupt input signal 11							
	WK5	External wake-up signal 5							
	P1_3	P1.3							
8	SPI_CS	SPI chip select							
0	TIM1_CH0	Timer1 channel0							
	OPA1_IP	OPA1 positive input							
	P1_4	P1.4							
	CMP1_OUT	Comparator 1 output							
	MCPWM_BKIN0	PWM break signal 0							
9	SPI_CS	SPI chip select							
,	TIM0_CH1	Timer0 channel1							
	CMP1_IN	Comparator1 negative input							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI10	External GPIO interrupt input signal 10							
	P0_2	P0.2							
	SPI_DI	SPI data input(output)							
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the							
10	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and							
	·•	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should							
		be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI1	External GPIO interrupt input signal 1							



	WK1	External wake-up signal 1
-	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
11	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTIO	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
12	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
13	SCL	I2C clock
15	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
14	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12



	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
15	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P0_1	P0.1
16	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
17	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
18	SCL	I2C clock
18	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
19	SDA	I2C data
17	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
20	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4



	P0_8	P0.8							
	CMP0_OUT	Comparator 0 output							
	MCPWM_BKIN1	PWM break signal 1							
	UARTO_TXD	UART0 transmit(receive)							
	SPI_CLK	SPI clock							
	SCL	I2C clock							
21	TIM0_CH0	Timer0 channel0							
21	ADC_TRIGGER	ADC trigger for debug							
	ADC_TRIGGER	ADC channel 4							
	_								
	CMP0_IP3 PU	Comparator0 positive input3 Built-in 10kΩ Pull-up resistor which could be turn-off by software							
	EXTI6								
		External GPIO interrupt input signal 6							
	WK2	External wake-up signal 2							
22	VCCLDO	5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling							
22	CND	capacitors should be > 0.33uF and placed as close as possible to this pin.							
23	GND	Ground							
24	AVDD	Power supply, 2.2~5.5V							
	P0_9	P0.9							
	CLKO	Clock output for debug							
	MCPWM_CHOP	PWM channel 0 high-side							
	UARTO_RXD	UARTO receive(transmit)							
	SPI_DO	SPI data output(input)							
0.5	SDA	I2C data							
25	TIM0_CH1	Timer0 channel1							
	ADC_TRIGGER	ADC trigger for debug							
	ADC_CH6	ADC channel 6							
	CMP0_IN	Comparator0 negative input							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI7	External GPIO interrupt input signal 7							
	WK3	External wake-up signal 3							
	P0_7	P0.7							
	UART0_TXD	UART0 transmit(receive)							
	SCL	I2C clock							
26	TIM0_CH1	Timer0 channel1							
	ADC_CH5	ADC channel 5							
	OPAx_OUT	OPA output							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI5	External GPIO interrupt input signal 5							
	P0_10	P0.10							
	CLKO	Clock output for debug							
27	MCPWM_CH0P	PWM channel 0 high-side							
	TIM0_CH0	Timer0 channel0							
	TIM1_CH0	Timer1 channel0							



	WK4	External wake-up signal 4			
	P0_11 P0.11				
28	MCPWM_CH0N	PWM channel 0 low-side			
20	SPI_CLK	SPI clock			
	TIM1_CH1	Timer1 channel1			



3.2 Pin Multiplexing

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P0.0			MCPWM_BKIN0	UART0_R(T)XD						ADC_CH10/REF/LDO15/DAC_OUT
P0.1					SPI_CS					OPA0_IP_B
P0.2					SPI_DI(O)					RST_n
P0.3								TIM1_CH0		OPA0_IN_B
P0.4		HALL_IN0	MCPWM_CH1N	UART0_R(T)XD	SPI_CS	SCL		TIM1_CH0	ADC_TRIGGER	ADC_CH1/CMP0_IP2
P0.5		HALL_IN1	MCPWM_BKIN1	UART0_T(R)XD				TIM1_CH1		ADC_CH2/CMP0_IP1
P0.6		HALL_IN2								ADC_CH3/CMP0_IP0
P0.7				UART0_T(R)XD		SCL	TIM0_CH1			ADC_CH5/OPAx_OUT
P0.8	CMP0_OUT		MCPWM_BKIN1	UART0_T(R)XD	SPI_CLK	SCL	TIM0_CH0		ADC_TRIGGER	ADC_CH4/CMP0_IP3
P0.9	CLKO		MCPWM_CH0P	UART0_R(T)XD	SPI_DO(I)	SDA	TIM0_CH1		ADC_TRIGGER	CMP0_IN
P0.10	CLKO		MCPWM_CH0P				TIM0_CH0	TIM1_CH0		ADC_CH6
P0.11			MCPWM_CH0N		SPI_CLK			TIM1_CH1		
P0.12			MCPWM_CH1P		SPI_DO(I)		TIM0_CH1			
P0.13			MCPWM_CH1N		SPI_DI(O)			TIM1_CH1		
P0.14			MCPWM_CH2P				TIM0_CH0			
P0.15			MCPWM_CH2N					TIM1_CH0		ADC_CH7

Table 3-9 LKS32MC03x Pin Function Selection



Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P1.1										OPA0_IP
P1.2										OPA0_IN
P1.3					SPI_CS			TIM1_CH0		OPA1_IP
P1.4	CMP1_OUT		MCPWM_BKIN0		SPI_CS		TIM0_CH1			CMP1_IN
P1.5					SPI_DI(O)	SCL		TIM1_CH1		OPA1_IN/CMP1_IP0
P1.6	CMP1_OUT	HALL_IN1	MCPWM_CH2N	UART0_T(R)XD			TIM0_CH1		ADC_TRIGGER	CMP1_IP2
P1.7	CMP0_OUT	HALL_IN0	MCPWM_CH2P	UART0_R(T)XD			TIM0_CH0		ADC_TRIGGER	CMP1_IP1
P1.8	SWCLK	HALL_IN2	MCPWM_CH3P	UART0_T(R)XD		SCL		TIM1_CH0	ADC_TRIGGER	CMP1_IP3
P1.9	SWDAT		MCPWM_CH3N	UART0_R(T)XD		SDA		TIM1_CH1		ADC_CH9



Table 3-10 LKS32MC03xB Pin Function Selection

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AFO
P0.0			MCPWM_BKIN0	UART0_R(T)XD						ADC_CH10/REF/LD015/DAC_OUT
P0.1					SPI_CS					OPA0_IP_B
P0.2					SPI_DI(O)					RST_n
P0.3								TIM1_CH0		OPA0_IN_B
P0.4		HALL_IN0	MCPWM_CH1N	UART0_R(T)XD	SPI_CS	SCL		TIM1_CH0	ADC_TRIGGER	ADC_CH1/CMP0_IP2
P0.5		HALL_IN1	MCPWM_BKIN1	UART0_T(R)XD				TIM1_CH1		ADC_CH2/CMP0_IP1
P0.6		HALL_IN2								ADC_CH3/CMP0_IP0
P0.7				UART0_T(R)XD		SCL	TIM0_CH1			ADC_CH5/OPAx_OUT
P0.8	CMP0_OUT		MCPWM_BKIN1	UART0_T(R)XD	SPI_CLK	SCL	TIM0_CH0		ADC_TRIGGER	ADC_CH4/CMP0_IP3
P0.9	CLKO		MCPWM_CH0P	UART0_R(T)XD	SPI_DO(I)	SDA	TIM0_CH1		ADC_TRIGGER	ADC_CH6/CMP0_IN
P0.10	CLKO		MCPWM_CH0P				TIM0_CH0	TIM1_CH0		
P0.11			MCPWM_CH0N		SPI_CLK			TIM1_CH1		
P0.12			MCPWM_CH1P		SPI_DO(I)		TIM0_CH1			
P0.13			MCPWM_CH1N		SPI_DI(O)			TIM1_CH1		
P0.14			MCPWM_CH2P				TIM0_CH0			
P0.15			MCPWM_CH2N					TIM1_CH0		



Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P1.1										OPA0_IP
P1.2										OPA0_IN
P1.3					SPI_CS			TIM1_CH0		OPA1_IP
P1.4	CMP1_OUT		MCPWM_BKIN0		SPI_CS		TIM0_CH1			CMP1_IN
P1.5					SPI_DI(O)	SCL		TIM1_CH1		ADC_CH8/OPA1_IN/CMP1_IP0
P1.6	CMP1_OUT	HALL_IN1	MCPWM_CH2N	UART0_T(R)XD			TIM0_CH1		ADC_TRIGGER	ADC_CH7/CMP1_IP2
P1.7	CMP0_OUT	HALL_IN0	MCPWM_CH2P	UART0_R(T)XD			TIM0_CH0		ADC_TRIGGER	CMP1_IP1
P1.8	SWCLK	HALL_IN2	MCPWM_CH3P	UART0_T(R)XD		SCL		TIM1_CH0	ADC_TRIGGER	CMP1_IP3
P1.9	SWDAT		MCPWM_CH3N	UART0_R(T)XD		SDA		TIM1_CH1		ADC_CH9




LKS32MC03x

4 Package Dimensions

4.1 LKS32MC033H6P8(B/C)

TSSOP20L:






Figure 4-1 LKS32MC033H6P8(B/C) Packaging


Correction of	TSSOP20					
Symbol	Min	Nom	Max			
А			1.20			
A1	0.05		0.15			
A2	0.80	1.00	1.05			
A3	0.39	0.44	0.49			
b	0.20		0.25			
b1	0.19	0.22	0.25			
С	0.13		0.18			
c1	0.12	0.13	0.14			
D	6.40	6.50	6.50			
Е	6.20	6.40	6.60			
E1	4.30	4.40	4.50			
e	0.65BSC					
L	0.45	0.45 0.60 0.75				
L1	1.00BSC					
θ	0		8°			

Table 4-1 LKS32MC033H6P8(B/C) Package Dimensions



4.2 LKS32MC033H6Q8(B/C)

QFN3*3 20L-0.75 Profile Quad Flat Package:




SYMBOL MIN. NOM. MAX. A 0.50 0.55 0.60 A1 0 0.02 0.05 A3 - 0.152 REF - b 0.15 0.20 0.25 D 3.00BSC 0.25 0.15 E 3.00BSC - - D1 1.60 1.70 1.80 E1 1.60 1.70 1.80 e 0.40BSC - - L 0.25 0.30 0.35 K 0.20 - - aaa - 0.10 -			$\mathbf{v} = \mathbf{v} \cdot \mathbf{v}$,			
A1 0 0.02 0.05 A3 - 0.152 REF - b 0.15 0.20 0.25 D 3.00BSC - - E 3.00BSC - - D1 1.60 1.70 1.80 E1 1.60 1.70 1.80 e 0.40BSC - - L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 0.07 -	SYMBOL	MIN.	NOM.	MAX.			
A3 - 0.152 REF - b 0.15 0.20 0.25 D 3.00BSC - - E 3.00BSC - - D1 1.60 1.70 1.80 E1 1.60 1.70 1.80 e 0.40BSC - - L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 0.07 -	А	0.50	0.55	0.60			
b 0.15 0.20 0.25 D 3.00BSC E 3.00BSC D1 1.60 1.70 1.80 E1 1.60 1.70 1.80 e 0.40BSC L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 0.07	A1	0	0.02	0.05			
D 3.00BSC E 3.00BSC D1 1.60 1.70 1.80 E1 1.60 1.70 1.80 e 0.40BSC 1.80 0.35 L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 0.07	A3	-	0.152 REF	-			
E 3.00BSC D1 1.60 1.70 1.80 E1 1.60 1.70 1.80 e 0.40BSC 1.80 0.35 L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 0.07	b	0.15	0.20	0.25			
D1 1.60 1.70 1.80 E1 1.60 1.70 1.80 e 0.40BSC 0.35 L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 0.07 0.07	D		3.00BSC				
E1 1.60 1.70 1.80 e 0.40BSC L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 0.07	Е		3.00BSC				
e 0.40BSC L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 - - bbb 0.07 - -	D1	1.60	1.70	1.80			
L 0.25 0.30 0.35 K 0.20 - - aaa 0.10 - bbb 0.07 -	E1	1.60	1.70	1.80			
K 0.20 - - aaa 0.10	е	0.40BSC					
aaa 0.10 bbb 0.07	L	0.25	0.30	0.35			
bbb 0.07	К	0.20	-	-			
	aaa	0.10					
0.40	bbb	0.07					
ссс 0.10	ССС	0.10					
ddd 0.05	ddd	0.05					
eee 0.08	eee	0.08					
fff 0.10	fff		0.10				

Table 4-2 LKS32MC033H6Q8(B/C) Package Dimensions



4.3 LKS32MC037M6S8(B/C)/ LKS32MC037LM6S8B(C)

SSOP24L:



TOP VIEW




CVMDOL	MILLIMETER				
SYMBOL	MIN	NOM	MAX		
А	-	-	1.75		
A1	0.10	0.15	0.25		
A2	1.30	1.40	1.50		
A3	0.60	0.65	0.70		
b	0.23	-	0.31		
b1	0.22	0.25	0.28		
С	0.20	-	0.24		
c1	0.19	0.20	0.21		
D	8.55	8.65	8.75		
E	5.80	5.80 6.00			
E1	3.80 3.90		4.00		
e	0.635BSC				
h	0.30	-	0.50		
L	0.50 - 0.80				
L1	1.05REF				
θ	0 - 8°				

Table 4-3 I K\$32MC037	/F)M6S8(B/C) Package D	imensions
Table 4-5 LK552MC057	r JM030(D/C) rackage D	intensions



4.4 LKS32MC038Y6P8(B/C)/ LKS32MC038LY6P8B(C)

TSSOP28L:






Figure 4-4 LKS32MC038Y6P8(B/C) Packaging



4.5 LKS32MC038LY6Q8B(C)

5 QFN4*4 28L-0.75 Profile Quad Flat Package:




Figure 4-3 LKS32MC038LY6Q8(B/C) Packaging

SYMBOL	MILLIMETER				
SIMBOL	MIN	NOM	MAX		
А	0.70	0.75	0.80		
A1		0.203 REF			
A2	0.00	0.02	0.05		
D	3.90	4.00	4.10		
Е	3.90	4.00	4.10		
D2	2.30	2.40	2.50		
E2	2.30	2.40	2.50		
e	0.40 BSC				
Nd	2.40 BSC				
Ne	2.40 BSC				
L	0.35	0.40	0.45		
b	0.15	0.20	0.25		
h	0.30	0.35	0.40		

Table 4-4 LKS32MC038LY6Q8(B/C) Package Dimensions



5.1 LKS32MC032LK6T8C

LQFP32




Figure 4-4 LKS32MC032LK6T8C Packaging

SYMBOL	MILLIMETER					
SIMDUL	MIN NOM		MAX			
А	-	-	0.80			
A1	0.05	0.10	0.15			
A2	1.35	1.40	1.45			
A3	0.59	0.64	0.69			
b	0.32	-	0.43			
b1	0.31	0.35	0.39			
С	0.13	-	0.18			
c1	0.12	0.13	0.14			
D	8.80	9.00	9.20			

Table 4-4 LKS32MC032LK6T8C Package Dimensions



LKS32MC03x

D1	6.90	7.00	7.10			
Е	8.80	9.00	9.20			
E1	6.90	7.00	7.10			
е	0.80BSC					
L	0.45	- 0.75				
L1	1.00REF					
L2	0.25BSC					
R1	0.08	-	-			
R2	0.08	-	0.20			
S	0.20	-	-			
θ	0°	3.5° 7°				



6 Electrical Characteristics

Parameter	Min.	Max.	Unit	Description
MCU Supply Voltage (AVDD)	-0.3	+6.0	V	
Operating temperature	-40	+105	°C	
Supply Voltage (VCCLDO, pins in 037L/038L)	-0.3	+30.0	V	
Storage temperature	-40	+150	°C	
Junction temperature	-	125	°C	
Pin temperature	-	260	°C	Soldering for 10 sec

Table 6-1 LKS32MC03x Electrical Limit Parameter

Table 6-2 LKS32MC03x Recommended Operating Conditions

Parameter	Min.	Тур.	Max.	Unit	Description
MCU Supply Voltage (AVDD)	2.5	5	5.5	V	
	2.8	5	5.5	V	REF2VDD=0, ADC uses
Analog Operating Voltage (AVDD.)					internal 2.4V reference
Analog Operating Voltage (AVDD _A)	2.4	5	5.5	V	REF2VDD=1, ADC uses
	2.4				AVDD as reference
LDO Supply Voltage (VCCLDO)	7		20	V	LDO power supply

OPA could work under 2.5V, but the output range will be limited.

Table 6-3 LKS32MC03x ESD parameters

Item	Min.	Max.	Unit
ESD test (HBM)	-6000	6000	V

According to "MIL-STD-883J Method 3015.9", under the environment of 25°C and 55% relative humidity, electrostatic discharge is applied to all IO pins of the tested chip for 3 times, with an interval of 1s each time.

Table 6-4 LKS32MC03x Latch-up parameters

Item	Min.	Max.	Unit
Latch-up current (85°C)	-200	200	mA

According to "JEDEC STANDARD NO.78E NOVEMBER 2016", apply an overvoltage of 8V to all power IOs and inject 200mA of current on each signal IO.

Parameter	Description	Minimum	Maximum	Unit
V _{IN}	Input voltage range for GPIO signals	-0.3	6.0	V
I _{INJ_PAD}	Maximum injection current for single GPIOs	-11.2	11.2	mA
I _{INJ_SUM}	Maximum injection current for all GPIOs	-50	50	mA

Table 6-5 LKS32MC03x IO Limit Parameter



Danamatan	Description		Conditions	Min	May	Unit
Parameter	Description	AVDD	Conditions	Min.	Max.	Unit
V _{IH}	High input level of digital IO	5V	_	0.7*AVDD		v
V IH	fingin input level of digital fo	3.3V	_	2.0		v
17		5V			0.3*AVDD	V
VIL	Low input level of digital IO	3.3V	-		0.8	V
		5V		0.1*4000		
V _{HYS}	Schmidt hysteresis range	3.3V	-	0.1*AVDD		V
т	Digital IO current consumption	5V			1	
I _{IH}	when input is high	3.3V	-		1	uA
т	Digital IO current consumption	5V		-1		
I_{IL}	when input is low	3.3V	-	-1		uA
V.			Current =			V
V _{OH}	High output level of digital IO		11.2mA	AVDD-0.8		V
W	Low output lovel of digital IO		Current =		0.5	v
V _{OL}	Low output level of digital IO		11.2mA		0.5	v
R _{pup}	Pull-up resistor*			8	12	kΩ
D.	Connection resistance between IO			100	200	Ω
R _{io-ana}	and internal analog circuit			100	200	22
C	Disital 10 Innut conscitutes	5V			10	тE
C _{IN}	Digital IO Input-capacitance	3.3V	-		10	pF

Table 6-6 LKS32MC03x IO DC Parameter

* Only part of IOs have built-in pull-up resistors. Please refer to the pin description section for details

Clock	Operating mode	3.3V	5V	Unit			
48MHz	CPU, flash, SRAM, MCPWM, Timer, and all analog mod- ules are active, IOs stay idle	8.570	8.650	mA			
4MHz	CPU, flash, SRAM, MCPWM, Timer, and all analog mod-	3.012	3.165	mA			
64kHz	ules except PLL are active, IOs stay idle	2.445	2.618	mA			
-	Deep Sleep Mode, PLL and BGP are turned off, only 64kHz LRC is running	27	30	uA			
-	All analog modules	2.4	2.55	mA			

Table 6-7 LKS32MC03x Current Consumption IDDQ

Unless otherwise specified, the above tests are all measured at room temperature of 25°. Due to the deviation of the device model in the manufacturing process, the current consumption of different chips will have individual differences.



7 Analog Characteristics

D	Table 7-1 LKS32MC03x Analog Characteristics					
Parameter	Min.	Тур.	Max.	Unit	Description	
ADC						
	2.8	5	5.5	V	REF2VDD=0, ADC uses internal 2.4V reference	
Supply voltage	2.4	5	5.5	V	REF2VDD=1, ADC uses AVDD as reference	
Output bitrate		1.2		MHz	f _{adc} /20	
Differential input sig-	-2.352	1.2	+2.352	V	REF2VDD=0, Gain=1; REF=2.4V	
nal range	-3.528		+3.528	V	REF2VDD=0, Gain=2/3; REF=3.6V	
in runge	-0.3		+2.352	V	REF2VDD=0, Gain=1; REF=2.4V	
	-0.3		+3.528	V	REF2VDD=0, Gain=2/3; REF=3.6V	
Single-ended input	-0.3		AVDD* 0.9	V	REF2VDD=1, Gain=1; REF=AVDD	
signal range	-0.3		AVDD +0.3	V	REF2VDD=1, Gain=2/3, REF=AVDD, limited by IO diode clamp	
internal/external refere	ence, the s	signal ampl	itude sho	uld not ex	l input through IO. Whether using an xceed ±98% of the ADC signal range. nded that the sampled signal not ex-	
DC offset		5	10	mV	Correctable	
Effective number of bits (ENOB)	10.5	11		bit		
INL		2	3	LSB		
DNL		1	2	LSB		
SNR	63	66		dB		
Input resistance	500k			Ohm		
Input capacitance		10p		F		
		Refere	nce volta	ge (REF)		
Supply voltage	2.5	5	5.5	V		
Output deviation	-9		9	mV		
Power supply rejec-		70		٩Þ		
tion ratio		70		dB		
Temperature coeffi-		20		ppm/°		
cient		20		С		
Output voltage		2.4		V		
	DAC					
Supply voltage	2.5	5	5.5	V		

Table 7-1 LKS32MC03x Analog Characteristics



Parameter	Min.	Тур.	Max.	Unit	Description
Load resistance	50k			Ohm	
Load capacitance			50p	F	
Output voltage range	0.05		3.0	V	
Switching speed			1M	Hz	
DNL		1	2	LSB	
INL		2	4	LSB	
OFFSET		5	10	mV	
SNR	57	60	66	dB	
		Operatio	nal ampl	ifier (OP/	A)
Supply voltage	3.1	5	5.5	V	
Bandwidth		10M	20M	Hz	
Load resistance	20k			Ohm	
Load capacitance			5p	F	
Common-mode input range	0		AVDD	V	
Output signal range	0		2*Vcm	V	Minimum load resistance
OFFSET		10	15	mV	This OFFSET is the equivalent dif- ferential input deviation obtained when the OPA differential input is short-circuited and OPA OUT is measured from 0 level. The output deviation of OPA is the OPA magnification x OFFSET
Common Mode Volt- age (Vcm)	1.65		2.15	V	Measurement condition: normal temperature. Operational amplifier swing=2 × min(AVDD-Vcm, Vcm). It is recom- mended that the application using OPA single output should be pow- ered on to measure Vcm and make software subtraction correction. For more analysis, please refer to the official website application note "ANN009 - Differences between Operational Amplifier Differential and Single Operating Mode".
Common-mode rejec- tion ratio (CMRR)		80		dB	-
Power supply rejec- tion ratio (PSRR)		80		dB	
Load current			500	uA	
Slew rate		5		V/us	



Parameter	Min.	Тур.	Max.	Unit	Description	
Phase margin		60		0		
		Com	parator	(CMP)		
Supply voltage	2.5	5	5.5	V		
Input signal range	0		AVDD	V		
		-12.92		mV	0 mV hysteresis, CMP output low-to-high inversion	
OFFSET		-12.12		mV	0 mV hysteresis, CMP output high-to-low inversion	
OFFSEI		-11.63		mV	20 mV hysteresis, CMP output low-to-high inversion	
		5.21		mV	20 mV hysteresis, CMP output high-to-low inversion	
Transmission dolou		0.15		uS	Default power consumption	
Transmission delay		0.6		uS	Low power consumption	
Unatorogia		20		mV	HYS='0'	
Hysteresis		0		mV	HYS='1'	
	GPIO					
High Level Inversion Threshold	2.61		3.04	V		

Description of the analog register table:

The addresses 0x40000010-0x40000028 are the calibration registers for each module, which are provided with calibration values before being shipped from the factory. In general, you are not recommended to configure or change these values. To fine tune the analog parameters, you need to read the original calibration value.

The registers in the blank section must all be configured to 0 (reset to 0 when the chip is powered up). Other registers are configured as required by application scenarios.



8 Power Management System

8.1 Power Supply System for the AVDD Pin

The power management system consists of the LDO15 module, power detection module (PVD) and power-on/power-down reset module (POR).

The power input of the 033, 037, 038 chip is AVDD and the voltage range is 2.5-5.5V. It is recommended that the off-chip decoupling capacitor be \geq 1uF as close as possible to the AVDD pin.

AVDD is a 5V LDO output for the 037L/038L chip. It is recommended that the off-chip decoupling capacitor be \geq 1uF as close as possible to the AVDD pin.

AVDD supplies power to the LDO15 module that powers all internal digital circuits and PLL modules.

LDO15 is automatically enabled after power-up and requires no software configuration, but the output voltage of LDO15 needs to be fine-tuned by software.

The output voltage of LDO15 can be adjusted by setting the register LDO15TRIM<2:0>. Please refer to the description of the analog register table for specific register values. LDO15 is calibrated before the chip is shipped from the factory.

The POR module monitors the voltage of LDO15 and provides a reset signal to the digital circuit when the LDO15 voltage falls below 1.1V (for example, at the beginning of power-up or during power-down), to avoid the abnormal operation of the digital circuit.

8.2 Power Supply System of the VCCLDO Pin

The VCCLDO pin in the 037L/038L model operates from 7-20V to power the on-chip 5V LDO module. If 5V AVDD is used for external power supply, the power supply current is limited to below 20mA.



9 Timer System

The timer system consists of an internal 64kHz RC timer, an internal 4MHz RC timer, and a PLL circuit.

The 64k RC timer is used as an MCU slow timer, a filtration module or an MCU timer in a low power state. The 4MHz RC timer is used as the MCU master timer and, when used in conjunction with the PLL, it can provide a timer up to 48MHz.

The 64k and 4M RC timers are factory calibrated, the 4M RC timer has a customized calibration register to further calibrate the accuracy to $\pm 0.5\%$. In the temperature range of -40-105°C, the accuracy of the 64k RC timer is $\pm 50\%$ and that of the 4M RC timer is $\pm 1\%$.

The 4M RC timer is turned on by setting RCHPD = '0' (on by default, and off when set to '1'). The RC timer requires the Bandgap voltage reference module to provide reference voltage and current. Therefore, it is necessary to enable the BGP module before turning on the RC timer. The 4M RC timer is turned on and the BGP module is enabled by default in case of chip power-up. The 64k RC timer is always turned on and cannot be turned off.

The PLL multiplies the frequency of the 4M RC timer, to ensure a higher-speed timer for modules such as MCU, ADC, etc. The highest timer of the MCU and PWM modules is 48MHz, while the typical timer of the ADC module is 24MHz.

The PLL module is enabled by setting PLLPDN = '1' (off by default, and on when set to 1). The BGP (Bandgap) module needs to be enabled before the PLL module. After enabling the PLL module, it will take a stabilization time of 6us to output a stable timer. By default when the chip is powered on, the RCH timer is turned on and the BGP module is enabled; however, the PLL module is disabled, and needs to be enabled with software.



10 Reference Voltage Source

The reference voltage source provides reference voltage and current for the ADC, DAC, RC timer, PLL, temperature sensor, operational amplifier, comparator, and FLASH. The reference voltage source of BGP needs to be enabled before using any of these modules.

The BGP module is enabled by default when the chip is powered on. The reference voltage source is enabled by setting BGPPD = '0', and BGP needs about 2us to stabilize from being enabled to disabled. The output voltage of BGP is about 1.2V with an accuracy of $\pm 0.8\%$

The reference voltage source is measured by setting $REF_AD_EN = '1'$ to send the reference voltage to IO P0.0.



11 ADC Module

A SAR ADC is integrated into the chip. The ADC module is disabled by default when the chip is powered on. Before the ADC is enabled, it is necessary to enable the BGP and PLL modules, turn on the 4M RC timer, and select the ADC operating frequency. The ADC operating timer is 24 M by default.

The ADC requires at least 17 ADC timer cycles to complete a conversion, of which 12 are conversion cycles and 5 are sampling ones. The sampling period can be set by configuring the SAMP_TIME register in SYS_AFE_REG2. It is required to set not less than 3 sampling periods, that is, more than 8 ADC clocks.

The recommended value is 3, which corresponds to an output data rate of 1.2MHz for the ADC.

The ADC operates in the following modes: single single-channel trigger, continuous single-channel trigger, single 1-16 channel scanning, and continuous 1-16 channel scanning. Each ADC has 16 independent sets of registers for each channel.

The ADC trigger event may come from external timer signals T0, T1, T2, T3 for a preset number of times, or may be triggered by software.

The ADC has two gain modes that are set by SYS_AFE_REG0.GA_AD, corresponding to 1 x time and 2/3 x times gains. The 1 x time gain corresponds to an input signal of ± 2.4 V, and the 2/3 x times gain corresponds to an input signal amplitude of ± 3.6 V. In measuring the output signal of an operational amplifier, the specific ADC gain is selected based on the maximum possible output signal of the operational amplifier.



12 Operational Amplifier

Two input and output rail-to-rail operational amplifiers, with a built-in feedback resistor R2/R1. External pins should be connected in series with a resistor R0. The value of resistance of the feedback resistors R2:R1 can be set via register RES_OPA <1:0> for different magnification. The values corresponding to the specific registers are described in the analog register table.

The final magnification is R2/(R1+R0), where R0 is the value of resistance of the external resistor.

A capacitor greater than or equal to 15pF is required to be connected across the two input pins of the op amp.

For applications of direct sampling of MOS transistor resistor, it is recommended to connect an external resistor of >20k Ω to reduce the current flowing into the chip pins when the MOS transistor is turned off.

For small resistor sampling applications, external resistors of 100Ω are recommended.

The amplifier can select the output signal in the amplifier by setting OPAOUT_EN to send it to P0.7 IO port through BUFFER for measurement and application. Because BUFFER exists, it is also possible to send one output signal of the op amp under its normal operation mode.

In the default state when the chip is powered up, the amplifier module is turned off. The amplifier can be enabled by setting OPAPDN = '1' and the BGP module should be enabled before enabling the amplifier.

The clamping diode is built into the positive and negative input terminals of the op amp, and the motor phase line is directly connected to the input terminal through a matching resistor, thus simplifying the external circuit of MOSFET current sampling.



13 Comparator

There is a built-in 2 comparators, of which the comparison speed, the hysteresis voltage, and the signal source are programmable.

The comparator has a comparison delay of 0.15us and can also be set to less than 30ns via register CMP_FT. The hysteresis voltage is set to 20mV/0mV via CMP_HYS.

The signal source for both the positive and the negative inputs of the comparator can be programmed through the registers CMP_SELP<2:0> and CMP_SELN<1:0> as described in the register simulation instructions.

The comparator module is turned off by default when the chip is powered on. The comparator can be enabled by setting CMPxPDN ='1' and the BGP module should be enabled before enabling the comparator.



14 Temperature Sensor

A temperature sensor with an accuracy of $\pm 2^{\circ}$ C is built into the chip. The chip will undergo temperature correction before delivery, and the correction value is saved in the flash info area.

The temperature sensor module is turned off by default when the chip is powered on. The BGP module should be enabled before enabling the temperature sensor.

The temperature sensor is turned on by setting TMPPDN = '1'. It takes approximately 2us to turn on until stable, so it needs to be turned on 2us before the ADC measures the sensor.



15 DAC Module

The chip has A built-in 8-bit DAC, and the output signal range of the A version is 3V, the output signal range of the B version is 3V/4.8V, and the output signal range of the C version is 1.2V/3V/4.8V.

For the C version of the chip, you need to set SYS AFE REG2.BIT15=1 to use the DAC's 1.2V range.

The 8bit DAC can be configured with register DACOUT EN=1 to send the DAC output to the IO port P0.0, which can drive a load resistance >50k Ω and a load capacitor of 50pF.

Since 03x series chips are not equipped with DAC hardware correction registers, in order to ensure DAC output accuracy, users need to read DACAMC/DACDC correction values of corresponding ranges from NVR according to different DAC ranges for software correction.

The digital quantity corresponding to the expected output value of the DAC is D_{DAC} , the gain correction is DAC_{AMC} , and the DC bias correction is DAC_{DC} . The DAC_{AMC} is a 10bit unsigned number, the $DAC_{AMC}[9]$ is an integer part, and the $DAC_{AMC}[8:0]$ is a decimal part, which can represent a fixed-point number near 1, and 0x200 corresponds to 1. The Saturation values are as follows:

SYS_AFE_DAC = Saturation(D_{DAC}*DAC_{AMC}-DAC_{DC})

See the official library function for details.

The maximum output bit rate of the DAC is 1MHz.

When the chip is powered on, the DAC module is disabled by default. The DAC can be enabled by setting DACPDN =1. Before enabling the DAC module, enable the BGP module.



16 Processor

- > 32-bit Cortex-M0 +DIV/SQRT coprocessor
- > 2-wire SWD debugging pin
- > Maximum operating frequency: 48MHz



17 Storage Resources

17.1 Flash

- The built-in flash includes a main storage area of 16/32kB and an information storage area of 1kB NVR
- > Repeatable erasing and write-in of not less than 20,000 times
- > Data is maintained for up to 100 years at a room temperature of 25°C
- > The single-byte programming time is up to 7.5us, and the Sector erasing time is up to 5ms
- The Sector is 512 bytes, and can be erased or write-in by Sector. It supports runtime programming, and simultaneous erasing of and write-in to one Sector can be made while reading and accessing another Sector
- Flash data anti-theft (the last word must be written to any value other than 0xFFFFFFF)

17.2 Execute-only Zone

Some 16kB flash capacity models are equipped with an execute-only zone of 16kB. After programming encryption, such models have the execution permission but do not have the read or write permission. Reprogramming with repeated erasure is supported.

17.3 SRAM

➢ Built-in 4KB SRAM



18 MCPWM Dedicated to Motor Drive

- > The maximum operating timer frequency of MCPWM is 48MHz
- Supporting up to 4 channels complementary PWM outputs with adjustable phases
- > The dead zone width of each channel can be configured independently
- Edge-aligned PWM mode supported
- Software control IO mode supported
- > IO polarity control supported
- > Internal short-circuit protection: avoiding short circuits caused by incorrect configuration
- > External short-circuit protection: fast shutdown based on monitoring of external signals
- > ADC sampling interrupt generates internally
- > Use load register pre-memory timer to configure parameters
- > The loading time and period of the loading register can be configured



19 Timer

- > Two general-purpose timers, one 16bit timer and one 32bit timer
- > Capturing mode is supported for measuring external signal width
- Comparison mode is supported for generating edge-aligned PWM/timing interrupts



20 Hall Sensor Interface

- ▶ Built-in maximum 1024 filtering
- > Three Hall signal input
- > 24-bit counter with overflow and capture interrupts



21 General Purpose Peripherals

- One UART works in the full-duplex operation mode, supporting 8/9 bits of data, 1/2 stop bit(s), odd/even/no parity mode, with 1 byte send cache, 1 byte receive cache, with Mul-ti-drop Slave/Master mode, and the baud rate ranging from 300-115200
- > One SPI for master-slave mode
- > One IIC for master-slave mode
- Hardware watchdog, driven by RC timer, being independent of system high speed timer, write-in protection



22 Special IO Multiplexing

Precautions for LKS03x special IO multiplexing

The SWD protocol consists of two signal lines: SWCLK and SWDIO. The former is a timer signal that, for the chip, is the input state and does not change the input state. The latter is a data signal that switches between an input state and an output state during data transmission for the chip, which defaults to the input state.

LKS03x can realize the function of multiplexing two IOs of SWD into other IOs. IO multiplexed by SWCLK is P1.8, and IO multiplexed by SWDIO is P1.9. The precautions are as follows:

- Multiplexing is disabled by default, and software is needed to write a 0 to SYS_IO_CFG[6] to enable the multiplexing. That is, after the hard reset of the chip is complete, the initial state is for SWD. The two IOs of the SWD have a pull-up inside the chip (the pull-up resistance of the chip is about 10K). When IO functions as SWD, the pull-up is turned on by default and cannot be turned off. When IO functions as GPIO, pull-up can be worked via GPIO1_PUE[8] and GPIO1_PUE[9]. P1.8 and P1.9 are fixed as SWD functions within 30ms of chip power-on reset, the software can write 0 to SYS_IO_CFG[6], but IO function switching takes effect after 30ms. LRC counting was used for 30ms with some deviation due to process reasons.
- When multiplexing is enabled, tools such as KEIL cannot directly access the chip, that is, Debug and erase download are unavailable. There are two options if you need to re-download the program.
- Firstly, it is recommended to use Linko dedicated offline downloader to erase. It is recommended to reserve a certain margin for the time for enabling software multiplexing, for example, approximately 100ms, to ensure that the offline downloader can be erased to prevent deadlock. The amount of margin is to ensure the success rate of offline downloader erasure. The larger the margin, the greater the probability of a successful one-time erase.
- Secondly, there is an exit mechanism inside the program. For example, the change of some other IO level (generally as input) indicates that the external needs to use SWDIO in software reconfiguration and de-multiplexing. At this point, the KEIL function can be restored.

In the packaging of SSOP24, QFN40, and SOP16L, SWDIO, SWCLK may have bonded with other IOs. At this point, it should be noted that other IO action may cause the chip to misinterpret the SWD action.

The considerations for SWCLK multiplexing are as follows:

- Multiplexing is disabled by default, and software is needed to enable the multiplexing. That is, after the hard reset of the chip, the initial state is used for SWCLK, which is pulled up inside the chip (the internal pull-up resistance of the chip is about 10K). Please pay attention if the initial level is required by the application.
- When multiplexing is enabled, tools such as KEIL cannot directly access the chip, that is, Debug and erase download are unavailable. There are two options if you need to re-download the program.



LKS32MC03x

- Firstly, it is recommended to use Linko dedicated offline downloader to erase. It is recommended to reserve a certain margin for the time for enabling software multiplexing, for example, approximately 100ms, to ensure that the offline downloader can be erased to prevent deadlock. The amount of margin is to ensure the success rate of offline downloader erasure. The larger the margin, the greater the probability of a successful one-time erase.
- Second, there is an exit mechanism inside the program. For example, the change of some other IO level (generally as input) indicates that the external needs to use SWCLK in software reconfiguration and de-multiplexing. At this point, the KEIL function can be restored.

If only SWCLK is multiplexed and SWDIO is not multiplexed at this point, please refer to the above precautions.

RSTN signal is used for external reset pins for the LKS05x chip by default.

LKS03x can realize the functions of RSTN multiplexing into other IO. The multiplexed IO is P0.2. The precautions are as follows:

- Multiplexing is disabled by default, and software is needed to write a 1 to SYS_IO_CFG[5] to multiplex RSTN as a normal GPIO. That is, the initial state of the chip is used for RSTN, which is pulled up inside the chip (the internal pull-up resistance of the chip is about 100K). Please pay attention if the initial level is required by the application.
- The default state is RSTN. Program execution can only be started after RSTN is released normally. The application needs to ensure that RSTN has adequate protection, such as peripheral circuit pull-up. If capacitance can be added, it is better.
- When multiplexing is enabled, the RSTN function becomes invalid. If a hard reset of the chip is required, the source can only be powered down/watchdog.
- > RSTN multiplexing does not affect the use of KEIL.



23 Ordering Information

Tray Package:

Package Type	Quantity per disc/tube	Quantity in box	Quantity in case
SOP16/ESOP16L	3000/ disc	6000PCS	48000PCS
SSOP24	4000/ disc	8000PCS	64000PCS
SS0P24	50/ pipe	10000PCS	4000/100000PCS
QFN 8*8	260/ disc	2600PCS	15600PCS
QFN 4*4/5*5/6*6	490/ disc	4900PCS	29400PCS
QFN 3*3	5000/ disc	5000PCS	40000PCS
LQFP48/TQFP48 0707	250/ disc	2500PCS	15000PCS
LQFP64 1010	160/ disc	1600PCS	9600PCS
LQFP100 1414	90/disc	900PCS	5400PCS
TSSOP20/28	4000/ disc	8000PCS	64000PCS

Reel Package:

Package Type		Quantity per	Quantity per	Quantity boxes	Quantity
Раскаде	туре	disc/tube	box	per case	per case
Braid -13 inches	SOP/ESOP8	4000	8000	8	64000
Braid -13 inches	SOP/ESOP16	3000	6000	8	48000
Braid -13 inches	SSOP24	4000	8000	8	64000
Braid -13 inches	TSSOP20	4000	8000	8	64000
Braid -13 inches	D/QFN3*3	5000	10000	8	80000
Braid -13 inches	D/QFN4*4	5000	10000	8	80000
Braid -13 inches	D/QFN5*5	5000	10000	8	80000
Pipe	SOP16	50	10000	10	100000
Pipe	SOP14/SSOP24	50	10000	10	100000
Pipe	TSSOP24	54	6480	6	38880



24 Version History

01/16/20242.58Add Comparator flip voltage12/27/20242.57Add 032LK6T8C11/21/20242.56Description of Added ADC Saturation Range11/11/20242.55Device selection diagram modified08/04/20242.54Order package information updates to confirm package information by package type and package form07/17/20242.53Increase GPIO High Toggle Threshold07/04/20242.50DAC description update04/02/20242.50DAC description update04/02/20242.50DAC dadd secription of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/07/20232.45Update LKS32MC038IX6Q8B ordering information9/25/20232.44Modified Pin temperature11/07/20232.45Jupdate LKS32MC038IX6Q8B7/26/20232.41Add 038L4/3/20232.42Add Ot 1.2V range6/4/20232.37Add ordering information11/2/20232.38Add characteristic of common mode voltage11/2/20232.35Update LRC clock frequency11/2/20222.34Update device selection tabe11/2/20222.34Update device selection tabe11/2/20222.34Update device selection tabe11/2/20222.34Add ornertion resistance between IO and internal analog circuit10/24/20232.42Add ordering informatio	Time	Version No.	Table 24-1 Document Version History Description
11/21/20242.56Description of Added ADC Saturation Range11/11/20242.55Device selection diagram modified08/04/20242.54Order package information updates to confirm package information by package type and package form07/17/20242.53Increase GPIO High Toggle Threshold07/04/20242.51DAC description update04/10/20242.50DAC adds description of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.470371. Pin assignment modified11/07/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.44Modified Pin temperature7/28/20232.44Add 038LY6Q8B7/26/20232.44Add O37L and 038L4/3/20232.41Add 037L and 038L4/3/20232.43Add ordering information11/12/20232.38Add characteristic of common mode voltage11/12/20232.38Add characteristic of common mode voltage11/2/20222.35Update the LRC clock frequency11/2/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/2/20222.34Add connection resistance between 10 and internal analog circuit10/28/20222.31Add connection resistance between 10 and internal analog circuit10/28/20222.33Revise name of version A/B10/25	01/16/2024	2.58	Add Comparator flip voltage
11/11/20242.55Device selection diagram modified08/04/20242.54Order package information updates to confirm package information by package type and package form07/17/20242.53Increase GPIO High Toggle Threshold07/04/20242.50DAC description update04/10/20242.50DAC adds description of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 03XL Ad0 038L6/4/20232.44Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.35Update the LRC clock frequency1/2/6/20222.35Update the LRC clock frequency1/2/2/20222.34Update the LRC clock frequency1/2/2/20222.34Update the LRC clock frequency and full temperature error range11/2/20222.33Update the LRC clock frequency and full temperature error range11/2/20222.34Update the LRC clock frequency and full temperature error range11/2/20222.34Update the LRC clock frequency and full temperature error range11/2/20222.34Add connection resistance between IO and internal analog circuit10/28/2022 <td>12/27/2024</td> <td>2.57</td> <td>Add 032LK6T8C</td>	12/27/2024	2.57	Add 032LK6T8C
08/04/20242.54Order package information updates to confirm package information by package type and package form07/17/20242.53Increase GPIO High Toggle Threshold07/04/20242.52Revise MCU temperature information04/10/20242.51DAC description update04/02/20242.50DAC added C version 1.2V range instructions03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/07/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.44Modified Pin temperature7/28/20232.44Add 037L and 038L6/4/20232.44Add O37L and 038L4/3/20232.44Add O37L and 038L4/3/20232.44Modify package name3/16/20232.44Modify package name3/16/20232.43Add odracteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.38Add characteristic of common mode voltage11/28/20222.35Update the LRC clock frequency11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.33Add connection resistance between 10 and internal analog circuit10/28/20222.31Add connection resistance between 10 and internal analog circuit10/28/20222.31Add connection resistance between 10 and internal analog circuit	11/21/2024	2.56	Description of Added ADC Saturation Range
by package type and package form07/17/20242.531ncrease GPIO High Toggle Threshold07/04/20242.52Revise MCU temperature information04/10/20242.51DAC description update04/02/20242.50DAC adds description of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.44Modified Pin temperature7/26/20232.41Add 037L and 038L4/3/20232.44Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add ordering information1/9/20232.35Update the LRC clock frequency11/12/20222.33Update the LRC clock frequency11/12/20222.31Add connection resistance between IO and internal analog circuit10/25/20222.31Add connection resistance between IO and internal analog circuit10/24/20222.32Revise name of version A/B10/24/20222.12Revise power supply and add 039D,039PL5,039PL39/23/20222.110344 bas LDO	11/11/2024	2.55	Device selection diagram modified
07/17/20242.53Increase GPIO High Toggle Threshold07/04/20242.52Revise MCU temperature information04/10/20242.51DAC description update04/02/20242.50DAC adds description of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.44Modify package name6/4/20232.41Add 037L and 038L4/3/20232.44Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add ordering information1/9/20232.37Add ordering information1/9/20232.35Update the LRC clock frequency11/12/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.33Update the LRC clock frequency and internal analog circuit10/28/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.31Add connection resistance between IO and in	08/04/2024	2.54	Order package information updates to confirm package information
07/04/20242.52Revise MCU temperature information04/10/20242.51DAC description update04/02/20242.50DAC adds description of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.42Add 038LY6Q8B7/26/20232.42Add DAC 1.2V range6/4/20232.41Add 037L and 038L4/3/20232.44Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.35Update the LRC clock frequency11/28/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.33Update the LRC clock frequency and full temperature error range11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add onstructions for reading SYS_AFE_INFO to view chip version10/25/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.11Add pin description of version A/B			by package type and package form
04/10/20242.51DAC description update04/02/20242.50DAC adds description of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.44Add 037L and 038L4/3/20232.41Add 037L and 038L4/3/20232.44Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/12/20222.34Update device selection table11/12/20222.33Add connection resistance between 10 and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.11Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	07/17/2024	2.53	Increase GPIO High Toggle Threshold
04/02/20242.50DAC adds description of software correction03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.44Add 037L and 038L4/3/20232.41Add 037L and 038L4/3/20232.44Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.33Update the LRC clock frequency11/12/20222.33Update device selection table11/7/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add connection resistance between 10 and internal analog circuit10/28/20222.31Add connection resistance between 10 and internal analog circuit10/28/20222.31Add connection resistance between 10 and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.32Revise name of version A/B10/24/20222.31	07/04/2024	2.52	Revise MCU temperature information
03/20/20242.49DAC added C version 1.2V range instructions03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.44Add 037L and 038L6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.33Update the LRC clock frequency11/21/20222.33Update device selection table11/7/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.31Add pin description of version A/B10/24/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/2022 <t< td=""><td>04/10/2024</td><td>2.51</td><td>DAC description update</td></t<>	04/10/2024	2.51	DAC description update
03/13/20242.48Add C version description01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.42Add 037L and 038L6/4/20232.41Add 037L and 038L4/3/20232.44Modify package name3/16/20232.49Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/12/20222.34Update device selection table11/7/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise power supply and add 039D,039PL5,039PL39/23/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	04/02/2024	2.50	DAC adds description of software correction
01/05/20242.47037L Pin assignment modified11/09/20232.46OPA OFFSET Adds the description, Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.42Add DAC 1.2V range6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/12/20222.33Update device selection table11/7/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add connection resistance between IO and internal analog circuit10/25/20222.3Revise name of version A/B10/25/20222.3Revise name of version A/B10/24/20222.1Revise DateCode format9/16/20222.1Add pin description of version A/B8/11/20222.1Add pin description of version A/B8/11/20222.1Add pin description of version A/B8/11/20221.1Add 034S	03/20/2024	2.49	DAC added C version 1.2V range instructions
11/09/20232.46OPA OFFSET Adds the description,Renewal storage temperature11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.42Add DAC 1.2V range6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add ordering information1/12/20232.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.33Update the LRC clock frequency11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.3Revise name of version A/B10/24/20222.1Revise DateCode format9/16/20222.11034S has LDO inside.9/16/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	03/13/2024	2.48	Add C version description
11/07/20232.45Update LKS32MC038LY6Q8B ordering information9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.42Add DAC 1.2V range6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add ordering information1/12/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.33Update device selection table11/7/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add connection resistance between I0 and internal analog circuit10/28/20222.3Revise name of version A/B10/24/20222.1Revise power supply and add 039D,039PL5,039PL39/23/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.1Add pin description of version A/B	01/05/2024	2.47	037L Pin assignment modified
9/25/20232.44Modified Pin temperature7/28/20232.43Add 038LY6Q8B7/26/20232.42Add 037L and 038L6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.33Update device selection table11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	11/09/2023	2.46	OPA OFFSET Adds the description, Renewal storage temperature
7/28/20232.43Add 038LY6Q8B7/26/20232.42Add DAC 1.2V range6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise DateCode format9/23/20222.11034S has LDO inside.9/16/20222.1Add pin description of version A/B8/11/20222.1Add pin description of version A/B7/27/20221.91Add 034S	11/07/2023	2.45	Update LKS32MC038LY6Q8B ordering information
7/26/20232.42Add DAC 1.2V range6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.33Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/72/20222.33Update the LRC clock frequency and full temperature error range11/72/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/16/20222.11034S has LDO inside.9/16/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	9/25/2023	2.44	Modified Pin temperature
6/4/20232.41Add 037L and 038L4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/72/20222.31Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.11034S has LD0 inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	7/28/2023	2.43	Add 038LY6Q8B
4/3/20232.4Modify package name3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20221.91Add 034S	7/26/2023	2.42	Add DAC 1.2V range
3/16/20232.39Revise bits of data of UART1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20221.91Add 034S	6/4/2023	2.41	Add 037L and 038L
1/12/20232.38Add characteristic of common mode voltage1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	4/3/2023	2.4	Modify package name
1/9/20232.37Add ordering information12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	3/16/2023	2.39	Revise bits of data of UART
12/6/20222.36Revise 033H6Q8(B) pin assignment diagram11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	1/12/2023	2.38	Add characteristic of common mode voltage
11/28/20222.35Update the LRC clock frequency11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.12Revise DateCode format9/16/20222.1034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	1/9/2023	2.37	Add ordering information
11/21/20222.34Update device selection table11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	12/6/2022	2.36	Revise 033H6Q8(B) pin assignment diagram
11/12/20222.33Update the LRC clock frequency and full temperature error range11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	11/28/2022	2.35	Update the LRC clock frequency
11/7/20222.32Add connection resistance between IO and internal analog circuit10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	11/21/2022	2.34	Update device selection table
10/28/20222.31Add instructions for reading SYS_AFE_INFO to view chip version10/25/20222.3Revise name of version A/B10/24/20222.2Revise power supply and add 039D,039PL5,039PL39/23/20222.12Revise DateCode format9/16/20222.11034S has LDO inside.9/6/20222.1Add pin description of version A/B8/11/20222.0Split 3P3N, 6N and MCU model DS7/27/20221.91Add 034S	11/12/2022	2.33	Update the LRC clock frequency and full temperature error range
10/25/2022 2.3 Revise name of version A/B 10/24/2022 2.2 Revise power supply and add 039D,039PL5,039PL3 9/23/2022 2.12 Revise DateCode format 9/16/2022 2.11 034S has LDO inside. 9/6/2022 2.1 Add pin description of version A/B 8/11/2022 2.0 Split 3P3N, 6N and MCU model DS 7/27/2022 1.91 Add 034S	11/7/2022	2.32	Add connection resistance between IO and internal analog circuit
10/24/2022 2.2 Revise power supply and add 039D,039PL5,039PL3 9/23/2022 2.12 Revise DateCode format 9/16/2022 2.11 034S has LDO inside. 9/6/2022 2.1 Add pin description of version A/B 8/11/2022 2.0 Split 3P3N, 6N and MCU model DS 7/27/2022 1.91 Add 034S	10/28/2022	2.31	Add instructions for reading SYS_AFE_INFO to view chip version
9/23/2022 2.12 Revise DateCode format 9/16/2022 2.11 034S has LDO inside. 9/6/2022 2.1 Add pin description of version A/B 8/11/2022 2.0 Split 3P3N, 6N and MCU model DS 7/27/2022 1.91 Add 034S	10/25/2022	2.3	Revise name of version A/B
9/16/2022 2.11 034S has LDO inside. 9/6/2022 2.1 Add pin description of version A/B 8/11/2022 2.0 Split 3P3N, 6N and MCU model DS 7/27/2022 1.91 Add 034S	10/24/2022	2.2	Revise power supply and add 039D,039PL5,039PL3
9/6/2022 2.1 Add pin description of version A/B 8/11/2022 2.0 Split 3P3N, 6N and MCU model DS 7/27/2022 1.91 Add 034S	9/23/2022	2.12	Revise DateCode format
8/11/2022 2.0 Split 3P3N, 6N and MCU model DS 7/27/2022 1.91 Add 034S	9/16/2022	2.11	034S has LDO inside.
7/27/2022 1.91 Add 034S	9/6/2022	2.1	Add pin description of version A/B
	8/11/2022	2.0	Split 3P3N, 6N and MCU model DS
7/21/2022 1.9 Rollback ADC_CH6/7 pin position revision	7/27/2022	1.91	Add 034S
	7/21/2022	1.9	Rollback ADC_CH6/7 pin position revision

Table 24-1 Document Version History



LKS32MC03x

		Adjust ADC_CH6/7 Pin location, correct pin multiplexing table. DAC
6/2/2022 1.8	1.8	range is changed from 3.0V to 4.8V
3/8/2022	1.7	Add 034D
2/28/2022	1.6	Add 037Q
2 /22 /2022	1 Г	Revise ADC channel number and CMP channel number, remove
2/22/2022	1.5	ADC_CH8 in pin function
1 /24 /2022	1.4	Revise P0.4, P0.6 Comparator 0 positive input number; Add P0.8 for
1/24/2022	1.4	033
11/9/2021	1.3	Add 038
11/3/2021	1.2	Add 033, 037F
9/7/2021	1.1	Revised description for VCC power section
9/2/2021	1.0	Initial version



Disclaimer

LKS and LKO are registered trademarks of Linko.

Linko tries its best to ensure the accuracy and reliability of this document, but reserves the right to change, correct, enhance, modify the product and/or document at any time without prior notice. Users can obtain the latest information before placing an order.

Customers should select the appropriate Linko product for their application needs and design, validate and test your application in detail to ensure that it meets the appropriate standards and any safety, security or other requirements. The customer is solely responsible for this.

Linko hereby acknowledges that no intellectual property licenses, express or implied, are granted to Linko or to third parties.

Resale of Linko products on terms other than those set forth herein shall void any warranty warranties made by Linko for such products.

Prohibited for military use or life care and maintenance systems.

For earlier versions, please refer to this document.

