

Linko Semiconductor Co., Ltd. 南京凌鸥创芯电子有限公司

Features

 $\circ~~48 MHz$ 32-bit Cortex-M0 core, hardware division coprocessor

 $\circ~$ 30uA low-power sleep mode, MCU sleep power consumption is 30uA

 $\circ\$ -40-105°C industrial-grade operating temperature range

• MCU uses 2.5V~5.5V single power supply

 \circ $\;$ Super antistatic and anti-group pulse capability

Storage

 Three specifications including 16kB flash/16kB flash+16kB ROM/32kB flash, with a flash anti-stealing feature

 $\circ \ \ 4kB\ RAM$

Timer

 $\circ~$ Built-in 4MHz high-precision RC timer, with a full temperature range accuracy of $\pm 1\%$

• Built-in64kHz low-speed timer for use in low-power mode

o Internal PLL providing up to a 48MHz timer

Peripherals

- o One UART
- \circ One SPI
- o One IIC

 $\circ~$ General-purpose 16-/32-bit timer, supporting capture and edge-aligned PWM

 Dedicated PWM module for motor control, supporting 6 PWM outputs, independent dead zone control

• Dedicated interface for Hall signals, supporting speed measurement and debounce

- \circ 4-channel DMA
- Hardware watchdog
- Supports up to 25 GPIOs

Analog Module

 $\circ~$ Integrated one 12-bit SAR ADC, 1Msps sampling and conversion rate, 11 channels in total

LKS32MC03x with built-in 6N Gate Driver

32bit Compact MCU for Motor Control

- $\circ~$ Integrated 2 OPA, settable for a differential PGA mode
- Integrated two comparators
- $\circ~$ Integrated 8-bit DAC digital-to-analog converter as an internal comparator input
- $\circ~$ Built-in 1.2V voltage reference with an accuracy of 0.5%
- $\circ~$ Built-in 1 low-power LDO and power monitoring circuit
- Integrated high-precision, low-temperature drift high-frequency RC timer

Key Strengths

♦ The internal integration of 2 high-speed operational amplifiers can meet the different requirements of single-resistor/dual-resistance current sampling topology;

♦ The input port of the operational amplifier integrates a voltage clamp protection circuit, and only two external current-limiting resistors are needed to achieve direct current sampling of the MOSFET internal resistance;

♦ ADC module variable gain technology can work with high-speed operational amplifiers to handle a wider dynamic range of current and take into account the sampling accuracy of small current and large current;

♦ Integrated two-way comparator;

♦ Strong ESD and anti-interference ability, stable and reliable;

 \diamond supply to ensure the versatility of system power supply.

♦ Supports IEC/UL60730 functional safety certification

Application Scenarios

Applicable to control systems such as BLDC/ Sensorless BLDC/ FOC/Sensorless FOC and stepping motors, permanent magnet synchronous motors, asynchronous motors, digital power source etc.



1 Overview

1.1 Function Description

The LKS32MC03x_6N series are 32-bit core compact MCU intended for motor control applications that integrates all the modules required for common motor control systems. The MCU integrates three-phase full-bridge bootstrapping gate drive modules, which can directly drive six N-type MOSFETs.

• Performance

- ➢ 48MHz 32-bit Cortex-M0 core
- Low-power sleep mode
- > Integrated three-phase full-bridge bootstrapping gate drive modules
- > Industrial-grade operating temperature range
- > Super antistatic and anti-group pulse capability
- Memory
 - > 32 kB Flash with encryption, a 128-bit chip unique identifier
 - ➢ 4kB RAM
 - ➢ Operating temperature: -40∼105°C
- Timer
 - Built-in 4MHz high-precision RC timer, with an accuracy within ±1% in a range of -40~105°C
 - > Built-in 64kHz low-speed timer for use in low-power mode
 - > Internal PLL providing up to a 48MHz timer

• Peripheral Module

- One UART
- > One SPI for master-slave mode
- > One IIC for master-slave mode
- > One general-purpose 16-bit timer, supporting capture and edge-aligned PWM functions
- > One general-purpose 32-bit timer, supporting capture and edge-aligned PWM functions;
- Dedicated PWM module for motor control, supporting 8 PWM outputs, independent dead zone control
- > Dedicated interface for Hall signals, supporting speed measurement and debounce functions
- Hardware watchdog
- 25 GPIOs. Eight GPIOs can be used as wake-up sources for the system. 17 GPIOs can be used as external interrupt source inputs
- Analog Module



1

- > Integrated one 12-bit SAR ADC, 1.2Msps sampling and conversion rate, 11 channels in total
- > Integrated a 2-channel operational amplifier, settable for a differential PGA mode
- Integrated two comparators
- > Integrated 8-bit DAC digital-to-analog converter
- Built-in ±2°C temperature sensor
- ▶ Built-in 1.2V voltage reference with an accuracy of 0.5%
- > Built-in 1 low-power LDO and power monitoring circuit
- > Integrated high-precision, low-temperature drift high-frequency RC timer

1.2 Key Strengths

- > High reliability, high integration, small volume of final product, saving BOM costs.
- Internally integrated 2-channel high-speed operational amplifier and two comparators to meet the different requirements of single-resistor/dual-resistor current sampling topologies;
- Internal high-speed operational amplifier integrating high-voltage protection circuits, allowing the high-level common-mode signal to be directly input into the chip, and realizing the direct current sampling mode of MOSFET resistance with the simplest circuit topology;
- The application of patented technology enables the ADC and high-speed operational amplifier to match best, which can handle a wider current dynamic range, while taking into account the sampling accuracy of high-speed small current and low-speed large current;
- The overall control circuit is simple and efficient, with stronger anti-interference ability, more stable and reliable;
- > Integrated three-phase full-bridge bootstrapping gate drive modules;
- LKS32MC031KLC6T8B/LKS32MC034D0F6Q8/LKS32MC034SF6Q8 with an integrated 5V LDO internally

Applicable to control systems such as inductive BLDC/non-inductive BLDC/inductive FOC/non-inductive FOC and stepping motors, permanent magnet synchronous motors, asynchronous motors, etc.;




1.3 Naming Conventions


	$\underline{LKS32} \underline{MC} \underline{037} \underline{M} \underline{6} \underline{S} \underline{8} (\underline{X})$
Device series	
LKS32	= 32bit MCU
Product type	
МС	= Motor Control Applications
AT	= Automobile Applications
Device sub fai	nily
031KL	= 1 ADC, 2 PGA, 6N Driver, 5V LDO
033	= 1 ADC, 2 PGA
034D	= 1 ADC, 2 PGA, 6N Driver
034D0	= 1 ADC, 2 PGA, 6N Driver, 5V LDO
034S	= 1 ADC, 2 PGA, 6N Driver, 5V LDO, DBOOT
035D,035E	= 1 ADC, 1 PGA, 3P3N Driver, 5V LDO
033,037,038	= 1 ADC, 2 PGA
037E,037F,039	= 1 ADC, 2 PGA, 3P3N Driver, 5V LDO
039PL5	= 1 ADC, 2 PGA, MOS, 5V LDO
039PL3	= 1 ADC, 2 PGA, MOS, 3.3V LDO
Pin count	
L	= 16 pins
Н	= 20 pins
М	= 24 pins
Y	= 28 pins
К	= 32 pins
F	= 40 pins
С	= 48 pins
Ν	= 52 pins
R	= 64 pins
V	=100 pins
Z	=144 pins
Code size	
4	= 16Kbyte Flash Memory
6	= 32Kbyte Flash Memory
8	= 64Kbyte Flash Memory
В	=128Kbyte Flash Memory
С	=256Kbyte Flash Memory
D	=384Kbyte Flash Memory
Е	=512Kbyte Flash Memory
Package	
P	= TSSOP
Т	= TQFP/LQFP
Q	= QFN
S	= SSOP
Н	= BGA
Temperature	range
6	= -40~85°
8	= -40~105°
9	= -40~125°
Version	
Х	= Version, B~Z

Figure 1-1 LKS32MC03x Device Naming Conventions



1.4 System Resources







1.5 FOC System




Figure 1-3 Simplified Schematic Diagram of the LKS32MC03x Vector Sinusoidal Control System



2 Device Selection Table

	Frequency (MHz)	Flash (kB)	RAM (kB)	ADC ch.	DAC	Comparator	Comparator ch.	OPA	ТТРН	IdS	IIC	UART	Temp. Sensor	TTd	Gate driver	Gate Driver current (A)	Pre-drive supply (V)	Gate floating voltage (V)	Others	Package
LKS32MC031KLC6T8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+0.2/-0.35	13-20	600	5V LDO	LQFP48L 0707
LKS32MC031KLC6T8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+0.2/-0.35	13-20	600	5V LDO	LQFP48L 0707
LKS32MC031PC6Q8C*	48	32	4	9	8BITx1	2	6	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	DFN5.0*6.0 48L
LKS32MC032LK6T8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes						LQFP32
LKS32MC033H6P8	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6P8B	48	32	4	7	8BITx1	2	5	2	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6P8C	48	32	4	7	8BITx1	2	5	2	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6Q8	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC033H6Q8B	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC033H6Q8C	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC034DF6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034DF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034DF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034D0F6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034D0F6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034D0F6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034SF6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034SF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75

Table 2-1 LKS03x Series Device Selection Table

©2020 All rights reserved to Linko Semiconductor; No spread of the confidential document without permission

LKS32MC034SF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034S2F6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034S2F6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLK6Q8C	48	32	4	7	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN4*4 32L-0.75
LKS32MC034F2LF6Q8C	48	32	4	8	8BITx1	2	7	2	3	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN5*5 40L-0.75
LKS32MC034F2LM6Q8C	48	32	4	5	8BITx1	2	3	2	2	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN4*4 24L-0.75
LKS32MC034FLNK6Q8C	48	32	4	5	8BITx1	2							Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN4*4 32L-0.75
LKS32MC034F2LNK6Q8C	48	32	4	5	8BITx1	2	4	2	3	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN4*4 32L-0.75
LKS32MC0342FLK6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	-0.3-48	200	5V LDO	QFN4*4 32L-0.75
LKS32MC035DL6S8	48	32	4	6	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035DL6S8B	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035DL6S8C	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035EL6S8B	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SOP16L
LKS32MC035EL6S8C	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SOP16L
LKS32MC037M6S8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037M6S8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037M6S8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037EM6S8	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037EM6S8B	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037EM6S8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037FM6S8B	48	32	4	8	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SSOP24L
LKS32MC037FM6S8C	48	32	4	8	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SSOP24L
LKS32MC037LM6S8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					5V LDO	SSOP24L
LKS32MC037LM6S8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					5V LDO	SSOP24L
																				· · · · · · · · · · · · · · · · · · ·



LKS32MC037QM6Q8	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 24L-0.75
LKS32MC037QM6Q8B	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 24L-0.75
LKS32MC037QM6Q8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 24L-0.75
LKS32MC037Q2M6Q8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28	5V LDO	QFN4*4 24L-0.75
LKS32MC038Y6P8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038Y6P8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038Y6P8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038LY6P8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	TSSOP28L
LKS32MC038LY6P8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	TSSOP28L
LKS32MC038LY6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN4x4 28L-0.75
LKS32MC038LY6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN4x4 28L-0.75
LKS32MC039DK6Q8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 32L-0.75
LKS32MC039DK6Q8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 32L-0.75
LKS32MC039PL5K6Q8B*	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN5*5 32L-0.75
LKS32MC039PL5K6Q8C*	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN5*5 32L-0.75
LKS32MC039PL3K6Q8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				3.3V LDO	QFN4*4 32L-0.75
LKS32MC039PL3K6Q8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				3.3V LDO	QFN4*4 32L-0.75

* LKS32MC039PL5K6Q8/LKS32MC039PL3K6Q8/LKS32MC031PC6Q8C integrate a three-phase full bridge circuit composed of three pairs of MOS.

8



3 Pin Assignment

3.1 Pin Assignment Diagram

3.1.1 Special Notes

PU is short for pull-up. The PU pin in the following pin diagrams is designed with an internal pull-up resistor to the AVDD.

The RSTN pin is equipped with an internal $100k\Omega$ pull-up resistor that is fixed to turn on the pull-up, which can be turned off when the RSTN function is switched to the GPIO function

The SWDIO/SWCLK comes with an internal $10k\Omega$ pull-up resistor that is fixed to turn on the pull-up, which can be turned off when the SWD function is switched to the GPIO function

The remaining PU pins have an internal $10k\Omega$ pull-up resistor that can be turned on or off by software control.

EXTI is external interrupt or GPIO interrupt input pin.

WK is short for wake-up, is external wake-up source.

UARTx_TX(RX): UART supports an interchange between the TX and RX. When the second function of GPIO is selected as UART and GPIO_PIE i.e. input is enabled, it can be used as UART_RX; When GPIO_POE is enabled, it can be used as UART_TX. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

SPI_DI(DO): The DI and DO of SPI can be interchanged. When the second function of GPIO is SPI, and GPIO_PIE i.e. input is enabled, it can be used as SPI_DI; when GPIO_POE i.e. output is enabled, it can be used as SPI_DO. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

3.1.2 Version Difference

There are two versions for each package. The major difference is the pin location of ADC_CH6/ ADC_CH7. For details, please refer to the table below.

C version is recommended for new design.

	A Version	B/C Version					
DAC out	nut range 0 - 21/	B Version: DAC output range0~3V/4.8V					
DAC OUL	put range 0~3V	C Version: DAC output range0~1.2V/3V/4.8V					
	CLKO		CLKO				
P0_9	MCPWM_CH0P	P0_9	MCPWM_CH0P				
	UART0_RXD		UART0_RXD				

Table 3-1 Version Comparison



	SPI_DO		SPI_DO
	SDA	-	SDA
	TIM0_CH1		TIM0_CH1
	ADC_TRIGGER		ADC_TRIGGER
	CMP0_IN		CMP0_IN
	PU		PU
	EXTI7		EXTI7
			ADC_CH6
	WK3		WK3
	CLKO	P0_10	CLKO
	MCPWM_CH0P		MCPWM_CH0P
P0_10	TIM0_CH0		TIM0_CH0
10_10	TIM1_CH0		TIM1_CH0
	ADC_CH6		
	WK4		WK4
	MCPWM_CH2N		MCPWM_CH2N
P0_15	TIM1_CH0	P0_15	TIM1_CH0
F0_13	ADC_CH7	F0_13	
	EXTI9		EXTI9
	CMP1_OUT		CMP1_OUT
	HALL_IN1		HALL_IN1
	MCPWM_CH2N		MCPWM_CH2N
	UART0_TXD		UART0_TXD
P1_6	TIM0_CH1	- P1_6	TIM0_CH1
11_0	ADC_TRIGGER		ADC_TRIGGER
			ADC_CH7
	CMP1_IP2		CMP1_IP2
	PU		PU
	EXTI12		EXTI12
	SPI_DI		SPI_DI
	SCL		SCL
	TIM1_CH1		TIM1_CH1
	OPA1_IN		OPA1_IN
P1_5		P1_5	ADC_CH8
	CMP1_IP0	1	CMP1_IP0
	PU	1	PU
	EXTI11	1	EXTI11
	WK5	1	WK5

In A Version, the chip doesn't have ADC_CH8 pin. In B Version, users who don't need OPA1, could use ADC_CH8 by setting SYS_OPA_SEL=0.

The chip contains an 8 bit DAC with an output signal range of 3 V for version A, 3 V/4.8 V for version B, and 1.2 V/3 V/4.8 V for version C.C chip, the SYS_AFE_REG2.BIT15 = 1 needs to be set to use the 1.2 V scale of the DAC.




By reading SYS_ AFE_ INFO.Version can view the chip version. 1 represents version A ,2 represents version B and 3 represents version C.


3.1.3 LKS32MC031KLC6T8B/ LKS32MC031KLC6T8C



Figure 3-1 LKS32MC031KLC6T8B(C) Pin Assignment Diagram







1	VS1	High-side floating bias voltage 1.
2	H01	Phase A high-side output, worked by MCU P0.10; the polarity of HO1 is the same as
		that of P0.10, i.e. when P0.10 = 1, HO1 = 1. You need to set MCPWM_SWAP = 1. And
		exchange the P and N channel outputs of CH0 by setting MCPWM_ IO01.CH0_ PN_
		SW=1.
3	VB1	High-side floating supply voltage 1.
4	NC	Not connected
5	NC	Not connected
6	NC	Not connected
7	GND	Ground
8	CIN	Current sense input. The MCU provides an over-current detection function by con-
		necting the CIN input with the motor current feedback. The CIN comparator threshold
		(typ. 0.48V) is referenced to AGND ground. An input noise filter (typ. 250ns) prevents
		the driver to detect false over-current events. Over current detection generates a hard
		shutdown of all LO outputs of the gate driver and provides a latched fault feedback at
		Fo pin. The blocking time after over-current is fixed internally by 65us.

Table 3-2 LKS32MC031KLC6T8B(C)Pin Description



9	Fo	Fault feedback. Fo pin is an active low open-drain output indicating the status of the gate driver. The pin is active (i.e. force slow voltage level) when one of the following conditions occur: (1) Under-voltage condition of VCC supply; (2) Over-current detection (CIN). The fault detection signal will go to internal logic block which will disable L0 outputs.
10	VCC1	Gate driver power supply 1, 13~20V. The pin is not connected to the gate drive power supply 2 inside the chip, and these two pins need to be powered separately.
11	L01	Phase A low-side output, worked by MCU P0.13; the polarity of LO1 is the same as that of P0.13, i.e. when P0.13 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1. And exchange the P and N channel outputs of CH0 by setting MCPWM_ IO01.CH0_ PN_SW=1 $_{\circ}$
12	L02	Phase B low-side output, worked by MCU P0.14; the polarity of LO2 is the same as that of P0.14, i.e. when P0.14 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1. And exchange the P and N channel outputs of CH0 by setting MCPWM_ IO01.CH1_ PN_ SW=1 $_{\circ}$
13	L03	Phase C low-side output, worked by MCU P0.15; the polarity of LO3 is the same as that of P0.15, i.e. when P0.15 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1. And exchange the P and N channel outputs of CH0 by setting MCPWM_ IO23.CH2_ PN_ SW=1 $_{\circ}$
14	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
15	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
16	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
17	P1_2	P1.2
	OPA0_IN	OPA0 negative input



18	P1_1	P1.1
	OPA0_IP	OPA0 positive input
19	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
20	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
21	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
22	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
23	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UARTO_RXD	UARTO receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
	RST_n	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
		AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	DU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	PU	
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
24	P0_1	P0.1
	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
25	P0_3	P0.3
	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
26	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
27	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data



	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
28	P0_6	P0.6
	HALL_IN2	Hall interface input 2
	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
29	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
30	VCCLDO	5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling
		capacitors should be > 0.33uF and placed as close as possible to this pin.
31	GND	Ground
32	AVDD	5V LDO voltage output
33	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
34	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug



	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
35	VCC2	Gate driver power supply 2, $13 \sim 20$ V. The pin is not connected to the gate drive power
		supply 1 inside the chip, and these two pins need to be powered separately.
36	NC	Not connected
37	NC	Not connected
38	VB3	High-side floating supply voltage 3.
39	VS3	High-side floating bias voltage 3.
40	H03	Phase C high-side output, worked by MCU P0.12; the polarity of HO3 is the same as
		that of P0.12, i.e. when P0.12 = 1, H03 = 1. You need to set MCPWM_SWAP = 1. And
		exchange the P and N channel outputs of CH0 by setting MCPWM_ IO23.CH2_ PN_
		SW=1.
41	NC	Not connected
42	NC	Not connected
43	NC	Not connected
44	VS2	High-side floating bias voltage 2.
45	H02	Phase B high-side output, worked by MCU P0.11; the polarity of HO2 is the same as
		that of P0.11, i.e. when P0.11 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1. And
		exchange the P and N channel outputs of CH0 by setting MCPWM_ IO01.CH1_ PN_
		SW=1.
46	VB2	High-side floating supply voltage 2.
47	NC	Not connected
48	NC	Not connected



3.1.4 LKS32MC034DF6Q8






Figure 3-3 LKS32MC034DF6Q8 Pin Assignment Diagram







0	GND	Chip ground, located on the belly of the chip	
	P1_7	P1.7	
	CMP0_OUT	Comparator 0 output	
	HALL_IN0	Hall interface input 0	
	MCPWM_CH2P	PWM channel 2 high-side	
1	UART0_RXD	UART0 receive(transmit)	
1	TIM0_CH0	Timer0 channel0	
	ADC_TRIGGER	ADC trigger for debug	
	CMP1_IP1	Comparator1 positive input1	
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software	
	EXTI13	External GPIO interrupt input signal 13	
	P1_9	P1.9	
	SWDAT	SWD Data	
2	MCPWM_CH3N	PWM channel 3 low-side	
	UART0_RXD	UART0 receive(transmit)	
	SDA	I2C data	

Table 3-3 LKS32MC034DF6Q8 Pin Description



	TIM1_CH1	Timer1 channel1			
ADC_CH9 ADC channel 9		ADC channel 9			
	PU Built-in 10kΩ Pull-up resistor which could be turn-off by software				
	EXTI15	External GPIO interrupt input signal 15			
	WK7	External wake-up signal 7			
	P0_0	P0.0			
	MCPWM_BKIN0	PWM break signal 0			
	UART0_RXD	UARTO receive(transmit)			
	ADC_CH10	ADC channel 10			
3	REF	Reference voltage output for debug			
-	LD015	1.5V LDO output			
	DAC_OUT	DAC output			
	EXTI0	External GPIO interrupt input signal 0			
	WK0	External wake-up signal 0			
	P0_2	P0.2			
	SPI_DI	SPI data input(output)			
	_	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the			
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD			
4	RST_n	on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.			
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.			
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software			
	EXTI1	External GPIO interrupt input signal 1			
	WK1	External wake-up signal 1			
	P0_1	P0.1			
5	SPI_CS	SPI chip select			
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1			
	P0_3	P0.3			
6	TIM1_CH0	Timer1 channel0			
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1			
7	GND	Ground			
8	AVDD	Power supply, 2.5~5.5V			
	P0_4	P0.4			
	HALL_IN0	Hall interface input 0			
	MCPWM_CH1N	PWM channel 1 low-side			
	UART0_RXD	UART0 receive(transmit)			
	SPI_CS	SPI chip select			
9	SCL	I2C clock			
7	TIM1_CH0	Timer1 channel0			
	ADC_TRIGGER	ADC trigger for debug			
	ADC_CH1	ADC channel 1			
	CMP0_IP2	Comparator0 positive input2			
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software			
	EXTI2	External GPIO interrupt input signal 2			



	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UARTO transmit(receive)
	SDA	I2C data
10	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
11	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	 MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
12	ТІМ0_СН0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
13	GND	Ground
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
14	SDA	I2C data
14	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
15	P0_7	P0.7
13	UART0_TXD	UART0 transmit(receive)



	SCL	I2C clock	
	TIM0_CH1	Timer0 channel1	
	ADC_CH5	ADC channel 5	
	OPAx_OUT	OPA output	
PU		Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software	
	EXTI5	External GPIO interrupt input signal 5	
16	NC	Not connected	
17	GND	Ground	
		Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of	
18	L03	P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.	
		Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of	
19	L02	P0.11, i.e. when $P0.11 = 1$, $LO2 = 1$. You need to set MCPWM_SWAP = 1.	
		Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of	
20	L01	P0.10, i.e. when $P0.10 = 1$, $LO1 = 1$. You need to set MCPWM_SWAP = 1.	
21	VS1	High-side floating bias voltage 1.	
		Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that	
22	H01	of P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.	
23	VB1	High-side floating supply voltage 1.	
24	VS2	High-side floating bias voltage 2.	
		Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that	
25	H02	of P0.14, i.e. when $P0.14 = 1$, $HO2 = 1$. You need to set MCPWM_SWAP = 1.	
26	VB2	High-side floating supply voltage 2.	
27	VCC	Gate driver power supply, 4.5~20V	
28	VS3	High-side floating bias voltage 3.	
		Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that	
29	Н03	of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.	
30	VB3	High-side floating supply voltage 3.	
	P1_1	P1.1	
31	OPA0_IP	OPA0 positive input	
	P1_2	P1.2	
32	OPA0_IN	OPA0 negative input	
	P1_5	P1.5	
	SPI_DI	SPI data input(output)	
	SCL	I2C clock	
	TIM1_CH1	Timer1 channel1	
33	OPA1_IN	OPA1 negative input	
	CMP1_IP0	Comparator1 positive input0	
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software	
	EXTI11	External GPIO interrupt input signal 11	
	WK5	External wake-up signal 5	
	P1_3	P1.3	
34	SPI_CS	SPI chip select	
	TIM1_CH0	Timer1 channel0	



	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
05	SPI_CS	SPI chip select
35	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
36	NC	Not connected
37	NC	Not connected
38	NC	Not connected
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
39	SCL	I2C clock
39	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
40	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12







3.1.5 LKS32MC034DF6Q8B/ LKS32MC034DF6Q8C

Figure 3-5 LKS32MC034DF6Q8B(C) Pin Assignment Diagram







0	GND	Chip ground, located on the belly of the chip	
	P1_7	P1.7	
	CMP0_OUT	Comparator 0 output	
	HALL_IN0	Hall interface input 0	
	MCPWM_CH2P	PWM channel 2 high-side	
1	UART0_RXD	UART0 receive(transmit)	
1	TIM0_CH0	Timer0 channel0	
	ADC_TRIGGER	ADC trigger for debug	
	CMP1_IP1	Comparator1 positive input1	
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software	
	EXTI13	External GPIO interrupt input signal 13	
	P1_9	P1.9	
2	SWDAT	SWD Data	
	MCPWM_CH3N	PWM channel 3 low-side	
	UART0_RXD	UART0 receive(transmit)	
	SDA	I2C data	

Table 3-4 LKS32MC034DF6Q8B(C) Pin Description



	TIM1_CH1	Timer1 channel1			
ADC_CH9 ADC channel 9		ADC channel 9			
	PU Built-in 10kΩ Pull-up resistor which could be turn-off by software				
	EXTI15	External GPIO interrupt input signal 15			
	WK7	External wake-up signal 7			
	P0_0	P0.0			
	MCPWM_BKIN0	PWM break signal 0			
	UART0_RXD	UARTO receive(transmit)			
	ADC_CH10	ADC channel 10			
3	REF	Reference voltage output for debug			
-	LD015	1.5V LDO output			
	DAC_OUT	DAC output			
	EXTI0	External GPIO interrupt input signal 0			
	WK0	External wake-up signal 0			
	P0_2	P0.2			
	SPI_DI	SPI data input(output)			
	_	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the			
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD			
4	RST_n	on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.			
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.			
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software			
	EXTI1	External GPIO interrupt input signal 1			
	WK1	External wake-up signal 1			
	P0_1	P0.1			
5	SPI_CS	SPI chip select			
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1			
	P0_3	P0.3			
6	TIM1_CH0	Timer1 channel0			
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1			
7	GND	Ground			
8	AVDD	Power supply, 2.5~5.5V			
	P0_4	P0.4			
	HALL_IN0	Hall interface input 0			
	MCPWM_CH1N	PWM channel 1 low-side			
	UART0_RXD	UART0 receive(transmit)			
	SPI_CS	SPI chip select			
9	SCL	I2C clock			
7	TIM1_CH0	Timer1 channel0			
	ADC_TRIGGER	ADC trigger for debug			
	ADC_CH1	ADC channel 1			
	CMP0_IP2	Comparator0 positive input2			
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software			
	EXTI2	External GPIO interrupt input signal 2			



	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	 MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
10	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
11	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
12	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
13	GND	Ground
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
14	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
15	P0_7	P0.7




	UART0_TXD UART0 transmit(receive)			
	SCL	I2C clock		
	TIM0_CH1	Timer0 channel1		
	ADC_CH5	ADC channel 5		
	OPAx_OUT	OPA output		
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software		
	EXTI5	External GPIO interrupt input signal 5		
16	NC	Not connected		
17	GND	Ground		
18	LO3	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.		
19	LO2	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.		
20	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.		
21	VS1	High-side floating bias voltage 1.		
22	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that of P0.13, i.e. when P0.13 = 1, HO1 = 1. You need to set MCPWM_SWAP = 1.		
23	VB1	High-side floating supply voltage 1.		
24	VS2	High-side floating bias voltage 2.		
25	НО2	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.		
26	VB2	High-side floating supply voltage 2.		
27	VCC	Gate driver power supply, 4.5~20V		
28	VS3	High-side floating bias voltage 3.		
	Н03	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that		
29		of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.		
30	VB3	High-side floating supply voltage 3.		
21	P1_1	P1.1		
31	OPA0_IP	OPA0 positive input		
32	P1_2	P1.2		
52	OPA0_IN	OPA0 negative input		
	P1_5	P1.5		
	SPI_DI	SPI data input(output)		
	SCL	I2C clock		
	TIM1_CH1	Timer1 channel1		
33	ADC_CH8	ADC channel 8		
55	OPA1_IN	OPA1 negative input		
	CMP1_IP0	Comparator1 positive input0		
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software		
	EXTI11	External GPIO interrupt input signal 11		
	WK5	External wake-up signal 5		
34	P1_3	P1.3		



TIM1_CII0Timer1 channel00PA1_IP0PA1 positive input0PA1_P0PA1 positive input0PA1_P0PA1 positive input0PA1_OUTComparator 1 outputCMP1_0UTComparator 1 outputMCPWM_BKIN0PWM break signal 0SPI_chip selectTIM0_CH1TIM0_CH1Timer0 channel1CMP1_UNComparator1 negative inputPUBuilt-in 10k0 Puil-up resistor which could be turn-off by softwareEXTI10External GPI0 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected39P1_8P1.8SWCLKSWCLockHAL_IN2Hall interface input 2MCPWM_CH29PWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SL12C clockTIM1_CH0Timer1 channel0ADC_TRIGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10k0 Pull-up resistor which could be turn-off by softwareEXT14External GPI0 interrupt input signal 14WK6External GPI0 interrupt input signal 14MCPW_CH218PUGMP1_UOTComparator1 outputHAL_IN1Hall interface input 1MCPW_CH218PUM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM1_CH1Timer0 channel1ADC_TRIGERADC trigger for debugADC_TRIGERADC trigger for debugADC_TRIGERADC trigger for de		SPI_CS	SPI chip select
P1_4P1.4CMP1_OUTComparator 1 outputMCPWM_BKIN0PWM break signal 0SPLCSSPI chip selectTIM0_CH1Timer0 channel1CMP1_INComparator1 negative inputPUBuilt-in 10k0 Pull-up resistor which could be turn-off by softwareEXT10External GPI0 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected39P1_8P1.8SWCLKSWD ClockHALL_IN2Hall interface input 2MCPW_CI3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCL12C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10k0 Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6PU_OUTComparator1 outputHALL_IN1Hall interface input 1MCPW_CH2NPVM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_TRIGGERADC trigger for debugADC_TRIGGER		TIM1_CH0	Timer1 channel0
CMP1.0UTComparator 1 outputMCPWM_BKIN0PVM break signal 0SPL_CSSPI chip selectTIM0.CH1Timer0 channel1CMP1_JNComparator1 negative inputPUBuilt-in 10k0.Pul-up resistor which could be turn-off by softwareFX110External GPI0 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected39P1.8SWCLK500 CLKSWD Clock401 MCPW.GT3DUWR channel 3 high-side402 MCPW.GT3DUWR channel 3 high-side404 MCPW.GT3DUWR channel 3 high-side404 MCPW.GT3DUART0 transmit(receive)502 CLI2C clock704 MCPU.THSucceptor of debug405 MCFOmparator1 positive input3404 MCPSull-in 10k0 Pul-up resistor which could be turn-off by software503 MCKExternal wake-up signal 4404 MCFSull-in 10k0 Pul-up resistor which could be turn-off by software504 MCFPU604 MC1,OTMGomparator1 positive input3705 MCKExternal wake-up signal 6707 MCGExternal wake-up signal 6708 MCFPU709 MChannel 2 low-side709 MCH2NPVM channel 2 low-side700 MCH2NPVM channel 2 low-side701 MCR1Martort counterie702 MCR1MCPUringer Grebug703 MCR1MCPU Greper Grebug704 MCCR1MCPU Greper Grebug705 MCCR1ADC tringer for debug704		OPA1_IP	OPA1 positive input
MCPWM_BKIN0PWM break signal 0SPI_CSSPI chip selectTIM0_CH1Timer0 channel1CMP1_INComparator1 negative inputPUBuilt-in 10kD Pull-up resistor which could be turn-off by softwareEXT10External GPI0 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected38NCNot connected40FL_8P1.85WCLKSWD Clock41Hall interface input 242MCPWM_CH3P43PWM channel 3 high-side44UART0_TXD45CMC46CMP1_UP347Comparator1 positive input348PU49Built-in 10kD Pull-up resistor which could be turn-off by software44FT1444External GPI0 interrupt input signal 1444MK645FL1446FL1647Omparator1 output48P1.649P1.640P1.641MCPW_CI12N41Hall interface input 142MCPW_CI12N44MCPW_CI12N45ADC_TRIGGER46ADC_TRIGGER47ADC48ADC49P1.640CMT0_CI141Hall interface input 142MCPW_CI12N44ADC_TRIGGER45ADC_TRIGGER46ADC_TRIGGER </td <td></td> <td>P1_4</td> <td>P1.4</td>		P1_4	P1.4
SPLCS SPI chip select TIM0_CH1 Timer0 channel1 CMP1_IN Comparator1 negative input PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT10 External GPI0 interrupt input signal 10 36 NC Not connected 37 NC Not connected 38 NC Not connected 38 NC Not connected 39 P1.8 P1.8 SWCLK SWD Clock HALL_IN2 Hall interface input 2 MCPWM_CH3P PWM channel 3 high-side UART0_TXD UART0 transmit(receive) SCL I2C clock TIM1_CH0 Timer1 channel0 ADC_TRIGGER ADC trigger for debug CMP1_IP3 Comparator1 positive input3 PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT14 External GPI0 interrupt input signal 14 WK6 External GPI0 interrupt input signal 14 WK6 External GPI0 interrupt input signal 14 WK6 External GPI0 interrupt inpu		CMP1_OUT	Comparator 1 output
35TIM0_CH1Timer0 channel1CMP1_INComparator1 negative inputPUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI10External GPI0 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected38NCNot connected58SWCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCL12C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI14External GPI0 interrupt input signal 14WK6External wake-up signal 6PU_OUTComparator1 outputHALL_IN1Hall interface input 1MCPW_CH2NPVM channel 2 low-sideUART0_TXDUART0 transmit(receive)40TIM0_CH1TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		MCPWM_BKIN0	PWM break signal 0
TIM0_CH1Timer0 channel1CMP1_INComparator1 negative inputPUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT10External GPI0 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected39P1.8P1.850SWCLKSWD Clock40HALL_IN2Hall interface input 241MCPWM_CH3PPWM channel 3 high-side42UART0_TXDUART0 transmit(receive)52L12C clock7111_CH0Timer1 channel044ADC_TRIGGERADC trigger for debug6MP1_IP3Comparator1 positive input370Built-in 10kΩ Pull-up resistor which could be turn-off by software7114External GPI0 interrupt input signal 147154WK6External wake-up signal 67164CMP1_OUTComparator1 output7174UART0_TXDUART0 transmit(receive)7114Hall interface input 17114Hall interface input 17114 </td <td>25</td> <td>SPI_CS</td> <td>SPI chip select</td>	25	SPI_CS	SPI chip select
PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT110External GP10 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected39NCNot connected10ExtErnal GP10 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected40F1.8P1.85WCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)5CLI2C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)40TIM0_CH1Timer0 channel1ADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software	35	TIM0_CH1	Timer0 channel1
EXT110External GPI0 interrupt input signal 1036NCNot connected37NCNot connected38NCNot connected39P1.8P1.8SWCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCL12C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External vake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)40TIM0_CH1TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		CMP1_IN	Comparator1 negative input
36NCNot connected37NCNot connected38NCNot connected39P1.8P1.8SWCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCL12C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)40TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_TRIGGERADC trigger for debugPUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
37NCNot connected38NCNot connected91.8P1.8SWCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCLI2C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI14External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)40TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_TRIGGERADC trigger for debugADC_CR17ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		EXTI10	External GPIO interrupt input signal 10
38NCNot connectedP1_8P1.8SWCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCL12C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPW_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_H7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software	36	NC	Not connected
P1.8P1.8SWCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCLI2C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI14External GPI0 interrupt input signal 14WK6External wake-up signal 6MP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_TRIGGERADC trigger for debugADC_TRIGGERADC trigger for debugPUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software	37	NC	Not connected
SWCLKSWD ClockHALL_IN2Hall interface input 2MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCL12C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6CMP1_UTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPVM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_GH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software	38	NC	Not connected
 HALL_IN2 Hall interface input 2 MCPWM_CH3P PWM channel 3 high-side UART0_TXD UART0 transmit(receive) SCL 12C clock TIM1_CH0 Timer1 channel0 ADC_TRIGGER ADC trigger for debug CMP1_IP3 Comparator1 positive input3 PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI14 External GPI0 interrupt input signal 14 WK6 External wake-up signal 6 P1_6 P1.6 CMP1_0UT Comparator 1 output HALL_IN1 Hall interface input 1 MCPWM_CH2N PWM channel 2 low-side UART0_TXD UART0 transmit(receive) TIM0_CH1 Timer0 channel1 ADC_TRIGGER ADC trigger for debug ADC_CH7 ADC channel 7 CMP1_IP2 Comparator1 positive input2 PU Built-in 10kΩ Pull-up resistor which could be turn-off by software 		P1_8	P1.8
MCPWM_CH3PPWM channel 3 high-sideUART0_TXDUART0 transmit(receive)SCLI2C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		SWCLK	SWD Clock
39UART0_TXDUART0 transmit(receive)SCLI2C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		HALL_IN2	Hall interface input 2
39SCLI2C clockTIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		MCPWM_CH3P	PWM channel 3 high-side
39TIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		UART0_TXD	UART0 transmit(receive)
TIM1_CH0Timer1 channel0ADC_TRIGGERADC trigger for debugCMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT14External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software	20	SCL	I2C clock
CMP1_IP3Comparator1 positive input3PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI14External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_0UTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software	39	TIM1_CH0	Timer1 channel0
PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT114External GPI0 interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_0UTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		ADC_TRIGGER	ADC trigger for debug
EXTI14External GPIO interrupt input signal 14WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1HALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		CMP1_IP3	Comparator1 positive input3
WK6External wake-up signal 6P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
P1_6P1.6CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		EXTI14	External GPIO interrupt input signal 14
CMP1_OUTComparator 1 outputHALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		WK6	External wake-up signal 6
HALL_IN1Hall interface input 1MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		P1_6	P1.6
MCPWM_CH2NPWM channel 2 low-sideUART0_TXDUART0 transmit(receive)40TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		CMP1_OUT	Comparator 1 output
UART0_TXDUART0 transmit(receive)40TIM0_CH1Timer0 channel1ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		HALL_IN1	Hall interface input 1
40 TIM0_CH1 Timer0 channel1 ADC_TRIGGER ADC trigger for debug ADC_CH7 ADC channel 7 CMP1_IP2 Comparator1 positive input2 PU Built-in 10kΩ Pull-up resistor which could be turn-off by software		MCPWM_CH2N	PWM channel 2 low-side
ADC_TRIGGERADC trigger for debugADC_CH7ADC channel 7CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software	40	UART0_TXD	UART0 transmit(receive)
ADC_CH7 ADC channel 7 CMP1_IP2 Comparator1 positive input2 PU Built-in 10kΩ Pull-up resistor which could be turn-off by software		TIM0_CH1	Timer0 channel1
CMP1_IP2Comparator1 positive input2PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by software		ADC_TRIGGER	ADC trigger for debug
PU Built-in 10kΩ Pull-up resistor which could be turn-off by software		ADC_CH7	ADC channel 7
		CMP1_IP2	Comparator1 positive input2
EXTI12 External GPIO interrupt input signal 12		PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
		EXTI12	External GPIO interrupt input signal 12





3.1.6 LKS32MC034D0F6Q8/LKS32MC034SF6Q8

Figure 3-2 LKS32MC034D0F6Q8/LKS32MC034SF6Q8 Pin Assignment Diagram The LKS32MC034D0F6Q8 is pin compatible with the LKS32MC034SF6Q8, which integrates a bootstrap diode between VCC and three-phase VBS.






Figure 3-2 Schematic diagram of the LKS32MC034D0F6Q8/LKS32MC034SF6Q8 gate driver connection

0	GND	Chip ground, located on the belly of the chip	
	P1_7	P1.7	
	CMP0_OUT	Comparator 0 output	
	HALL_IN0	Hall interface input 0	
	MCPWM_CH2P	PWM channel 2 high-side	
1	UART0_RXD	UART0 receive(transmit)	
1	TIM0_CH0	Timer0 channel0	
	ADC_TRIGGER	ADC trigger for debug	
	CMP1_IP1	Comparator1 positive input1	
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software	
	EXTI13	External GPIO interrupt input signal 13	
	P1_9	P1.9	
2	SWDAT	SWD Data	
	MCPWM_CH3N	PWM channel 3 low-side	
	UART0_RXD	UART0 receive(transmit)	

Table 3-5 LKS32MC034D0F6Q8	/LKS32MC034SF6Q	8 Pin Description
----------------------------	-----------------	-------------------



	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
3	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
4	RST_n	on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
5	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
6	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
7	GND	Ground
8	AVDD	5V LDO voltage output
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
9	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	 MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
10	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
11	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
12	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
13	GND	Ground
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
14	SDA	I2C data
11	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
15	P0_7	P0.7



	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
16	VCCLDO	5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling capac-
16		itors should be > 0.33uF and placed as close as possible to this pin.
17	GND	Ground
10	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
18		P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
10		Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
19	L02	P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
20	1.01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
20	L01	P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
21	VS1	High-side floating bias voltage 1.
22	1101	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that
22	H01	of P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
23	VB1	High-side floating supply voltage 1.
24	VS2	High-side floating bias voltage 2.
25	H02	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that
25		of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
26	VB2	High-side floating supply voltage 2.
27	VCC	Gate driver power supply, 4.5~20V
28	VS3	High-side floating bias voltage 3.
29	Н03	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that
2)		of P0.15, i.e. when P0.15 = 1, H03 = 1. You need to set MCPWM_SWAP = 1.
30	VB3	High-side floating supply voltage 3.
31	P1_1	P1.1
51	OPA0_IP	OPA0 positive input
32	P1_2	P1.2
32	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
33	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
34	P1_3	P1.3



	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
35	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
36	NC	Not connected
37	NC	Not connected
38	NC	Not connected
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
39	SCL	I2C clock
39	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
40	UART0_TXD	UART0 transmit(receive)
40	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12








Figure 3-3 LKS32MC034D0F6Q8B(C)/LKS32MC034SF6Q8B(C) Pin Assignment Diagram The LKS32MC034D0F6Q8 is pin compatible with the LKS32MC034SF6Q8, which integrates a bootstrap diode between VCC and three-phase VBS.






Figure 3-2 Schematic diagram of the LKS32MC034D0F6Q8B(C)/LKS32MC034SF6Q8B(C) gate driver connection

0	GND	Chip ground, located on the belly of the chip
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
1	UART0_RXD	UART0 receive(transmit)
1	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
2	P1_9	P1.9
Z	SWDAT	SWD Data

Table 3-6 LKS32MC034D0F6Q8B(C)/LKS32MC034SF6Q8B(C) Pin Description



	MCPWM_CH3N	PWM channel 3 low-side
	UARTO_RXD	UARTO receive(transmit)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UARTO_RXD	UARTO receive(transmit)
	ADC_CH10	ADC channel 10
3	REF	Reference voltage output for debug
5	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
	SPI_DI	
	RST_n	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
4		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
4		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
F	SPI_CS	SPI chip select
5		OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	OPA0_IP_B P0_3	P0.3
C		
6	TIM1_CH0	Timer1 channel0
7	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1 Ground
7	GND	
8	AVDD	5V LDO voltage output
	P0_4	P0.4
	HALL_INO	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
0	UARTO_RXD	UARTO receive(transmit)
9	SPI_CS	SPI chip select
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1



	CMP0_IP2	Comparator0 positive input2
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UARTO transmit(receive)
	SDA	I2C data
10	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
11	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
12	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
13	GND	Ground
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
14	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
15	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
		5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling capac-
16	VCCLDO	itors should be > 0.33uF and placed as close as possible to this pin.
17	GND	Ground
		Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
18	L03	P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
		Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
19	L02	P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
		Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
20	L01	P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
21	VS1	High-side floating bias voltage 1.
22	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that
22	1101	of P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
23	VB1	High-side floating supply voltage 1.
24	VS2	High-side floating bias voltage 2.
25	HO2	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that
23	H02	of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
26	VB2	High-side floating supply voltage 2.
27	VCC	Gate driver power supply, 4.5~20V
28	VS3	High-side floating bias voltage 3.
29	Н03	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that
2)	1105	of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
30	VB3	High-side floating supply voltage 3.
31	P1_1	P1.1
51	OPA0_IP	OPA0 positive input
32	P1_2	P1.2
52	OPA0_IN	OPA0 negative input
	P1_5	P1.5
33	SPI_DI	SPI data input(output)
55	SCL	I2C clock
	TIM1_CH1	Timer1 channel1



	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
34	TIM1_CH0	Timer1 channel0
	 OPA1_IP	OPA1 positive input
	 P1_4	P1.4
	 CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	 SPI_CS	SPI chip select
35	 TIM0_CH1	Timer0 channel1
	 CMP1_IN	Comparator1 negative input
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
36	NC	Not connected
37	NC	Not connected
38	NC	Not connected
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
39	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
10	UART0_TXD	UART0 transmit(receive)
40	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



EXTI12

3.1.8 LKS32MC034S2F6Q8B/ LKS32MC034S2F6Q8C






Figure 3-6 LKS32MC034S2F6Q8B(C) Assignment Diagram







P1_7	P1.7
CMPO_OUT	Comparator 0 output
HALL_INO	Hall interface input 0
MCPWM_CH2P	PWM channel 2 high-side
UARTO_RXD	UART0 receive(transmit)
TIMO_CHO	Timer0 channel0
ADC_TRIGGER	ADC trigger for debug
CMP1_IP1	Comparator1 positive input1
PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
EXTI13	External GPIO interrupt input signal 13
P1_9	P1.9
SWDAT	SWD Data
MCPWM_CH3N	PWM channel 3 low-side
UARTO_RXD	UART0 receive(transmit)
SDA	I2C data
TIM1_CH1	Timer1 channel1
	CMPO_OUT HALL_INO MCPWM_CH2P UARTO_RXD TIMO_CHO ADC_TRIGGER CMP1_IP1 PU EXTI13 P1_9 SWDAT MCPWM_CH3N UARTO_RXD SDA

Table 3-7 LKS32MC034S2F6Q8B(C)Pin Description



	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKINO	PWM break signal 0
	UARTO_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
3	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTIO	External GPIO interrupt input signal 0
	WKO	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
4	RST_n	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in 10k Ω pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
5	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
6	TIM1_CHO	Timer1 channel0
	OPAO_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
7	GND	Ground
8	AVDD	Power supply, 2.2~5.5V
	P0_4	P0.4
	HALL_INO	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UARTO_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
9	SCL	I2C clock
Ū	TIM1_CHO	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
10	P0_5	P0.5



	HALL_IN1	Hall interface input 1
	 MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UART0 transmit(receive)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
11	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
12	TIMO_CHO	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
13	GND	Ground
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CHOP	PWM channel 0 high-side
	UARTO_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
14	TIMO_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMPO_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
15	P0_7	P0.7
15	UARTO_TXD	UART0 transmit(receive)




	SCL	I2C clock
	TIMO_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
-	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
16	NC	Not connected
17	GND	Ground
		Phase A low-side output, worked by MCU P0.12; the polarity of LO1 is the same as that of
18	L03	P0.10, i.e. when P0.10 = 1, L01 = 1. You need to set MCPWM_SWAP = 1.
		Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
19	L02	P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
		Phase C low-side output, worked by MCU P0.10; the polarity of LO3 is the same as that of
20	L01	P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
21	VS1	High-side floating bias voltage 3.
		Phase C high-side output, worked by MCU P0.13; the polarity of HO3 is the same as that
22	HO1	of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
23	VB1	High-side floating supply voltage 3.
24	VS2	High-side floating bias voltage 2.
0.5		Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that
25	HO2	of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
26	VB2	High-side floating supply voltage 2.
27	VCC	Gate driver power supply
28	VS3	High-side floating bias voltage 1.
00	110.9	Phase A high-side output, worked by MCU P0.15; the polarity of HO1 is the same as that
29	HO3	of P0.13, i.e. when P0.13 = 1, HO1 = 1. You need to set MCPWM_SWAP = 1.
30	VB3	High-side floating supply voltage 1.
31	P1_1	P1.1
51	OPA0_IP	OPA0 positive input
32	P1_2	P1.2
32	OPAO_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
33	ADC_CH8	ADC channel 8
33	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
34	P1_3	P1.3
34	SPI_CS	SPI chip select



	TIM1_CHO	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKINO	PWM break signal 0
0.5	SPI_CS	SPI chip select
35	TIMO_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
36	NC	Not connected
37	NC	Not connected
38	NC	Not connected
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UARTO_TXD	UART0 transmit(receive)
39	SCL	I2C clock
39	TIM1_CHO	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UARTO_TXD	UART0 transmit(receive)
40	TIMO_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12










Figure 3-7 LKS32MC034FLF6Q8B(C) Pin Assignment Diagram







0	GND	Chip ground, located on the belly of the chip
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	DCT »	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
1	RST_n	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in 10k Ω pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
2	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
3	P0_3	P0.3
3	TIM1_CH0	Timer1 channel0

Table 3-8 LKS32MC034FLF6Q8B(C) Pin Description



	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
4	GND	Ground
5	AVDD	Power supply, 2.2~5.5V
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
6	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
-	SDA	I2C data
7	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
8	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
9	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2



	P0_9	P0.9
	 CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
10	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
11	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	- PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
12	LD05V	5V LDO output
		C phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
13	VEM3	30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
	VEM2	B phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
14		30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
		A phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
15	VEM1	30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
16	GND	Ground
17	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that
17	L02	of P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
18	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that
10	L03	of P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
19	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that
19	LOI	of P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
20	VS1	High-side floating bias voltage 1.
21	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as
<u> </u>	HU1	that of P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
22	VB1	High-side floating supply voltage 1.
23	VCC	Gate driver power supply



24	VS2	High-side floating bias voltage 2.
		Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as
25	H02	that of P0.14, i.e. when $P0.14 = 1$, $HO2 = 1$. You need to set MCPWM_SWAP = 1.
26	VB2	High-side floating supply voltage 2.
27	VS3	High-side floating bias voltage 3.
		Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as
28	НОЗ	that of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
29	VB3	High-side floating supply voltage 3.
		Grid drive enabled, high level enables the predrive output, Low level turns off output,
30	EN	Built-in pull-up resistor, pull-up to 5V.
21	P1_1	P1.1
31	OPA0_IP	OPA0 positive input
22	P1_2	P1.2
32	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
22	ADC_CH8	ADC channel 8
33	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
34	SPI_CS	SPI chip select
54	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
35	SPI_CS	SPI chip select
55	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
36	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output



	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UARTO_RXD	UARTO receive(transmit)
	SDA	I2C data
37	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
38	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
20	SCL	I2C clock
39	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
40	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12

3.1.10 LKS32MC034FLK6Q8C




Figure 3-9 LKS32MC034FLK6Q8C Pin Assignment Diagram






Figure 3-2 Schematic diagram of the LKS32MC034FLK6Q8C gate driver connection

0	GND	Chip ground, located on the belly of the chip
1	VEM3	C phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V $30 pF$
		capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If the
		voltage exceeds 5V, the sampled signal will be clamped by diode
	VEM2	B phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
2		30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
	VEM1	A phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
3		30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
4	GND	Ground
F	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that
5		of P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
C	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO1 is the same as that
6		of P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.

Table 3-10 LKS32MC034FLK6Q8C Pin Description



7	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO3 is the same as that of P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
8	VS1	High-side floating bias voltage 1.
		Phase A high-side output, worked by MCU P0.13; the polarity of HO3 is the same as that
9	HO1	of P0.13, i.e. when $P0.13 = 1$, $HO1 = 1$. You need to set MCPWM_SWAP = 1.
10	VB1	High-side floating supply voltage 1.
11	VCC	Gate driver power supply
12	VS2	High-side floating bias voltage 2.
10	110.0	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that
13	HO2	of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
14	VB2	High-side floating supply voltage 2.
15	VS3	High-side floating bias voltage 3.
1.0	110.9	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that
16	HO3	of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
17	VB3	High-side floating supply voltage 3.
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
18	ADC_CH8	ADC channel 8
10	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal11
	WK5	External wake-up signal5
	P1_3	P1.3
19	SPI_CS	SPI chip select
19	TIM1_CHO	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
20	NO1_11	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in 10k Ω pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal1
	WK1	External wake-up signal1
	P0_0	P0.0
	MCPWM_BKINO	PWM break signal 0
21	UARTO_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug



DAC_OUT DAC output EXTIO External GPIO interrupt input signal0 WK0 External wake-up signal0 P1_9 P1.9 SWDAT SWD Data MCPWM_CH3N PWM channel 3 low-side	
EXTIO External GPIO interrupt input signal0 WK0 External wake-up signal0 P1_9 P1.9 SWDAT SWD Data MCPWM_CH3N PWM channel 3 low-side	
WK0 External wake-up signal0 P1_9 P1.9 SWDAT SWD Data MCPWM_CH3N PWM channel 3 low-side	
P1_9 P1.9 SWDAT SWD Data MCPWM_CH3N PWM channel 3 low-side	
SWDAT SWD Data MCPWM_CH3N PWM channel 3 low-side	
UARTO_RXD UARTO receive(transmit)	
SDA I2C data	
22 TIM1_CH1 Timer1 channel1	
ADC_CH9 ADC channel 9	
PU Built-in 10kΩ Pull-up resistor which could be turn-off by softwar	re
EXTI15 External GPIO interrupt input signal15	
WK7 External wake-up signal7	
P1_6 P1.6	
CMP1_OUT Comparator 1 output	
HALL_IN1 Hall interface input 1	
MCPWM CH2N PWM channel 2 low-side	
UARTO_TXD UARTO transmit(receive)	
23 TIMO_CH1 Timer0 channel1	
ADC_TRIGGER ADC trigger for debug	
ADC_CH7 ADC channel 7	
CMP1_IP2 Comparator1 positive input2	
PU Built-in 10kΩ Pull-up resistor which could be turn-off by softwar	re
EXTI12 External GPIO interrupt input signal12	
P1_8 P1.8	
SWCLK SWD Clock	
HALL_IN2 Hall interface input 2	
MCPWM_CH3P PWM channel 3 high-side	
UARTO_TXD UART0 transmit(receive)	
SCL I2C clock	
24 TIM1_CH0 Timer1 channel0	
ADC_TRIGGER ADC trigger for debug	
CMP1_IP3 Comparator1 positive input3	
PU Built-in $10k\Omega$ Pull-up resistor which could be turn-off by softwar	re
EXTI14 External GPIO interrupt input signal14	
WK6 External wake-up signal6	
P0_1 P0.1	
25 SPI_CS SPI chip select	
OPA0_IP_B OPA0 positive input B, if input B is used, you should set SYS_AFE_	REG0[5] = 1
P0_3 P0.3	
26 TIM1_CH0 Timer1 channel0	
OPA0_IN_B OPA0 negative input B, if input B is used, you should set SYS_AFE_	REG0[5] = 1



	AVDD	MCU power supply
27	LDO5V	5V LDO output
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CHOP	PWM channel 0 high-side
	UARTO_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA SDA	I2C data
28	TIMO_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMPO_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal7
	WK3	External wake-up signal3
	P0_4	P0.4
	HALL_INO	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UARTO_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL SCL	I2C clock
29	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal2
	P0_5	P0.5
	HALL IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UARTO transmit(receive)
	SDA	I2C data
30	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
31	ADC_CH3	ADC channel 3
31	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal4
	P0_8	P0.8
3Z	r U_0	٢٥.٥



CMPO_OUT	Comparator 0 output
MCPWM_BKIN1	PWM break signal 1
UARTO_TXD	UART0 transmit(receive)
SPI_CLK	SPI clock
SCL	I2C clock
TIMO_CHO	Timer0 channel0
ADC_TRIGGER	ADC trigger for debug
ADC_CH4	ADC channel 4
CMP0_IP3	Comparator0 positive input3
PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
EXTI6	External GPIO interrupt input signal6
WK2	External wake-up signal2
P0_7	P0.7
UARTO_TXD	UART0 transmit(receive)
SCL	I2C clock
TIMO_CH1	Timer0 channel1
ADC_CH5	ADC channel 5
OPAx_OUT	OPA output
PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
EXTI5	External GPIO interrupt input signal5



3.1.11 LKS32MC034F2LF6Q8C





图 3-17 LKS32MC034F2LF6Q8C 管脚分布图








表 3-10 LKS32MC034F2LF6Q8C 管脚说明

	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
1	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal12
	P1_7	P1.7
2	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)



	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal13
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
3	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal15
	WK7	External wake-up signal7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
4	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal0
	WK0	External wake-up signal0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be
		connected to the ground. It is recommended a 10k-20k pull-up resistor
5	RST_n	is placed between RSTN and AVDD on PCB. If there is an external pull-up
5		resistor, the capacitance of RSTN should be 100nF. The built-in $10 k \Omega$
		pull-up resistor could be turned-off by software.
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal1
	WK1	External wake-up signal1
	P0_1	P0.1
6	SPI_CS	SPI chip select
Ŭ	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set
		SYS_AFE_REG0[5] = 1
	P0_3	P0.3
7	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set
		SYS_AFE_REG0[5] = 1
8	AVDD	MCU power supply



	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
9	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
10	SDA	I2C data
10	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal3
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
11	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal6
	WK2	External wake-up signal2
12	VEMW	W-phase VS divider resistor output pin
13	VEMV	V-phase VS divider resistor output pin
14	VEMU	U-phase VS divider resistor output pin
15	Vbus	Bus voltage sampling signal
16	EXT	External double-plug switch interface (EXT pad is left in the air when this function is
		not required)
17	K_Ctrl	Power-down hold circuit, power-on control interface, external electronic key control
18	5VLDO	5VLD0



19	VM	Charge Pump Input
20	CN	Negative plate of charge pump flying-power supply
21	СР	Positive plate of charge pump flying-power supply
22	VB	Charge Pump Output
23	VBDRV	HS pull-up power supply
24	HOW	W-phase high side output
25	VSW	W-channel high-side floating ground
26	HOV	V-phase high side output
27	VSV	V-channel high-side floating ground
28	НОИ	U-phase high side output
20	VSU	U-channel high-side floating ground
30	LOW	W-phase low-side output
31	LOV	V-phase low-side output
32	LOU	U-phase low-side output
33	VCC+	Working power input
- 33	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
34	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal11
	WK5	External wake-up signal5
	P1_3	P1.3
	SPI_CS	SPI chip select
35		
	TIM1_CH0 OPA1_IP	Timer1 channel0
	P1_4	OPA1 positive input P1.4
	CMP1_0UT	
		Comparator 1 output
	MCPWM_BKIN0 SPI_CS	PWM break signal 0 SPI chip select
36		Timer0 channel1
	TIM0_CH1 CMP1_IN	
	PU	Comparator1 negative input
	-	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10 P1_2	External GPIO interrupt input signal10
37		P1.2
	OPA0_IN	OPA0 negative input
38	P1_1	P1.1 OP40 positive input
	OPA0_IP	OPA0 positive input
39	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)



	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal5
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
40	SCL	I2C clock
40	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal14
	WK6	External wake-up signal6



3.1.12 LKS32MC0342FLK6Q8C






Figure 3-9 LKS32MC034FLK6Q8C Pin Assignment Diagram







0	GND	Chip ground, located on the belly of the chip
1	VEM3	C phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V 30pF
		capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If the
		voltage exceeds 5V, the sampled signal will be clamped by diode
	VEM2	B phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
2		30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
	VEM1	A phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
3		30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
4	GND	Ground
_	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that
5		of P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
6	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO1 is the same as that
		of P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
7	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO3 is the same as that

Table 3-10 LKS32MC034FLK6Q8C Pin Description



		of P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
8	VS1	High-side floating bias voltage 1.
0	101	Phase A high-side output, worked by MCU P0.13; the polarity of HO3 is the same as that
9	HO1	of P0.13, i.e. when $P0.13 = 1$, $H01 = 1$. You need to set MCPWM_SWAP = 1.
10	VB1	High-side floating supply voltage 1.
11	VCC	Gate driver power supply
12	VS2	High-side floating bias voltage 2.
	Н02	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that
13		of P0.14, i.e. when $P0.14 = 1$, $HO2 = 1$. You need to set MCPWM_SWAP = 1.
14	VB2	High-side floating supply voltage 2.
15	VS3	High-side floating bias voltage 3.
		Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that
16	HO3	of P0.15, i.e. when P0.15 = 1, H03 = 1. You need to set MCPWM_SWAP = 1.
17	VB3	High-side floating supply voltage 3.
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
18	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal11
	WK5	External wake-up signal5
	P1_3	P1.3
10	SPI_CS	SPI chip select
19	TIM1_CHO	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P0_3	P0.3
20	TIM1_CHO	Timer1 channel0
	OPAO_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_1	P0.1
21	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UARTO_RXD	UART0 receive(transmit)
22	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal15



	WK7	External wake-up signal7
	P1 6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UARTO_TXD	UART0 transmit(receive)
23	TIMO_CH1	Timer0 channel1
	ADC TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1 IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal12
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UARTO_TXD	UARTO transmit(receive)
	SCL	I2C clock
24	TIM1_CHO	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	 CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal14
	WK6	External wake-up signal6
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
25	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal0
	WK0	External wake-up signal0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
26		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
		AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in 10k Ω pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal1
	WK1	External wake-up signal1
27	AVDD	MCU power supply



	LD05V	5V LDO output
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CHOP	PWM channel 0 high-side
	UARTO_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
28	TIMO_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMPO_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal7
	WK3	External wake-up signal3
	P0_4	P0.4
	HALL_INO	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UARTO_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
29	TIM1_CHO	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal2
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UART0 transmit(receive)
30	SDA	I2C data
30	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMPO_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
31	ADC_CH3	ADC channel 3
	CMPO_IPO	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal4
32	P0_8	P0.8
52	CMPO_OUT	Comparator 0 output



MCPWM_BKIN1	PWM break signal 1
UARTO_TXD	UART0 transmit(receive)
SPI_CLK	SPI clock
SCL	I2C clock
TIMO_CHO	Timer0 channel0
ADC_TRIGGER	ADC trigger for debug
ADC_CH4	ADC channel 4
CMP0_IP3	Comparator0 positive input3
PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
EXTI6	External GPIO interrupt input signal6
WK2	External wake-up signal2
P0_7	P0.7
UARTO_TXD	UART0 transmit(receive)
SCL	I2C clock
TIMO_CH1	Timer0 channel1
ADC_CH5	ADC channel 5
OPAx_OUT	OPA output
PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
EXTI5	External GPIO interrupt input signal5



3.1.13 LKS32MC034F2LM6Q8C




图 3-21 LKS32MC034F2LM6Q8C 管脚分布图






图 3-22 LKS32MC034F2LM6Q8C 预驱连接示意图

表 3-12 LKS32MC034F2LM6Q8C 管脚说明

	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
1	SCL	I2C clock
1	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal14
	WK6	External wake-up signal6
	P1_6	P1.6
2	CMP1_OUT	Comparator 1 output
2	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side



	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	 CMP1_IP2	Comparator1 positive input2
	- PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal12
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
3	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal15
	WK7	External wake-up signal7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTIO	External GPIO interrupt input signal0
4	WK0	External wake-up signal0
4	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
	K91_II	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal1
	WK1	External wake-up signal1
	P0_1	P0.1
5	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
6	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
7	5VLDO	5VLD0
8	СР	Positive plate of charge pump flying-power supply



0	CN	
9	CN	Negative plate of charge pump flying-power supply
10	VCC	Working power input
11	VB	Charge Pump Output
12	HOW	W-phase high side output
13	VSW	W-channel high-side floating ground
14	HOV	V-phase high side output
15	VSV	V-channel high-side floating ground
16	HOU	U-phase high side output
17	VSU	U-channel high-side floating ground
18	LOW	W-phase low-side output
19	LOV	V-phase low-side output
20	LOU	U-phase low-side output
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
21	SPI_CS	SPI chip select
21	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal10
	P1_3	P1.3
	SPI_CS	SPI chip select
22	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
23	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal11
	WK5	External wake-up signal5
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
24	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal5
L	1	



3.1.14 LKS32MC034FLNK6Q8C





图 3-23 LKS32MC034FLNK6Q8C 管脚分布图







	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
1	SDA	I2C data
1	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal15
	WK7	External wake-up signal7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
2	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output

表 3-13 LKS32MC034FLNK6Q8C 管脚说明



	EXTI0	External GPIO interrupt input signal0
	WK0	External wake-up signal0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
	3F1_D1	
	RST_n	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal1
	WK1	External wake-up signal1
	P0_1	P0.1
3	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
4	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
5	VCCLDO	5V LDO power supply
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
6	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal2
	VEM1	A phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V 30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
7	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
-	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal3



		B phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
	VEM2	30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	 MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
8	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal6
	WK2	External wake-up signal2
		C phase VS 50k/3.3k cascaded resistor voltage devided output, built-in voltage 5V
	VEM3	30pF capacitor. The voltage ratio can be adjusted by adding external shunt resistor. If
		the voltage exceeds 5V, the sampled signal will be clamped by diode
9	SW	Regulator Switch Output.Connect SW to the external power inductor.
10	BST	Supply bias for the high-side power MOSFET gate driver.
11	VIN	Power supply input
12	FB	Inverting Input of the Comparator
		Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that
13	L02	of P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that
14		of P0.10, i.e. when P0.10 = 1, L01 = 1. You need to set MCPWM_SWAP = 1.
		Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that
15	L03	of P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
16	VCC	Gate driver power supply
17	VS3	High-side floating bias voltage 3.
	НОЗ	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that
18		of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
19	VB3	High-side floating supply voltage 3.
20	VS2	High-side floating bias voltage 2.
		Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as
21	H02	that of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
22	VB2	High-side floating supply voltage 2.
23	VS1	High-side floating bias voltage 1.
<u>.</u>	1101	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as
24	H01	that of P0.13, i.e. when P0.13 = 1, HO1 = 1. You need to set MCPWM_SWAP = 1.
25	VB1	High-side floating supply voltage 1.
26	P1_5	P1.5
		·



	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
	 OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal11
	WK5	External wake-up signal5
	P1_4	P1.4
	 CMP1_OUT	Comparator 1 output
	 MCPWM_BKIN0	PWM break signal 0
		SPI chip select
27	 TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal10
	P1_3	P1.3
	SPI_CS	SPI chip select
28	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
29	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal5
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
30	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal12
	P1_8	P1.8
31	SWCLK	SWD Clock
51		



	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal14
	WK6	External wake-up signal6
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
32	UART0_RXD	UART0 receive(transmit)
32	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal13



3.1.15 LKS32MC034F2LNK6Q8C





图 3-25 LKS32MC034F2LNK6Q8C 管脚分布图








表 3-14 LKS32MC034F2LNK6Q8C 管脚说明

	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
1	SCL	I2C clock
1	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal14
	WK6	External wake-up signal6
	P1_6	P1.6
2	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)



	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
3	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal13
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
4	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal15
	WK7	External wake-up signal7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal0
5	WK0	External wake-up signal0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
	1.01_11	on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal1




	WK1	External wake-up signal1
	P0_1	P0.1
6	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
7	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
8	5VLDO	MCU power supply
9	SW	Regulator Switch Output.Connect SW to the external power inductor.
10	VIN	Power supply input
11	BST	Supply bias for the high-side power MOSFET gate driver.
12	EN	Inverting Input of the Comparator
13	FB	Bus voltage sampling signal
14	Vbus	Bus voltage sampling signal
15	VM	Charge Pump Input
16	CN	Negative plate of charge pump flying-power supply
17	СР	Positive plate of charge pump flying-power supply
18	VB	HS pull-up power supply
19	HOW	W-phase high side output
20	VSW	W-channel high-side floating ground
21	HOV	V-phase high side output
22	VSV	V-channel high-side floating ground
23	HOU	U-phase high side output
24	VSU	U-channel high-side floating ground
25	LOW	W-phase low-side output
26	LOV	V-phase low-side output
27	LOU	U-phase low-side output
28	VCC	Working power input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
29	SPI_CS	SPI chip select
29	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal10
	P1_3	P1.3
30	SPI_CS	SPI chip select
50	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_5	P1.5
31	SPI_DI	SPI data input(output)
	SCL	I2C clock



	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal11
	WK5	External wake-up signal5
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
32	TIM0_CH1	Timer0 channel1
32	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal15

3.1.16 LKS32MC038KU6Q8B/ LKS32MC038KU6Q8C









Figure 3-8 LKS32MC038KU6Q8B(C) Pin Assignment Diagram



0	GND	Chip ground, located on the belly of the chip					
	P1_6	P1.6					
	CMP1_OUT	Comparator 1 output					
	HALL_IN1	Hall interface input 1					
	MCPWM_CH2N	PWM channel 2 low-side					
	UART0_TXD	UART0 transmit(receive)					
1	TIM0_CH1	Timer0 channel1					
	ADC_TRIGGER	ADC trigger for debug					
	ADC_CH7	ADC channel 7					
	CMP1_IP2	Comparator1 positive input2					
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software					
	EXTI12	External GPIO interrupt input signal 12					
2	P1_7	P1.7					
4	CMP0_OUT	Comparator 0 output					

Table 3-9 LKS32MC038KU6Q8B(C) Pin Description



	HALL_IN0	Hall interface input 0						
	MCPWM_CH2P	PWM channel 2 high-side						
	UART0_RXD	UART0 receive(transmit)						
	ТІМ0_СНО	Timer0 channel0						
	ADC_TRIGGER	ADC trigger for debug						
	CMP1_IP1	Comparator1 positive input1						
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software						
	EXTI13	External GPIO interrupt input signal 13						
	P1_9	P1.9						
	SWDAT	SWD Data						
	MCPWM_CH3N	PWM channel 3 low-side						
	UART0_RXD	UART0 receive(transmit)						
	SDA	I2C data						
3	TIM1_CH1	Timer1 channel1						
	ADC_CH9	ADC channel 9						
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software						
	EXTI15	External GPIO interrupt input signal 15						
	WK7	External wake-up signal 7						
	P0_0	P0.0						
	MCPWM_BKIN0	PWM break signal 0						
	UART0_RXD	UART0 receive(transmit)						
	ADC_CH10	ADC channel 10						
4	REF	Reference voltage output for debug						
	LD015	1.5V LDO output						
	DAC_OUT	DAC output						
	EXTI0	External GPIO interrupt input signal 0						
	WK0	External wake-up signal 0						
	P0_2	P0.2						
	SPI_DI	SPI data input(output)						
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the						
	DCM	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and						
5	RST_n	AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should						
		be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.						
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software						
	EXTI1	External GPIO interrupt input signal 1						
	WK1	External wake-up signal 1						
	P0_1	P0.1						
6	SPI_CS	SPI chip select						
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1						
	P0_3	P0.3						
7	TIM1_CH0	Timer1 channel0						
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1						
8	AVDD	5V LDO voltage output						



9	GND	Ground							
10	VCCLDO	5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling ca-							
10	VCCLDO	pacitors should be > 0.33uF and placed as close as possible to this pin.							
11	NC	Not connected							
12	NC	lot connected lot connected							
13	NC	Not connected							
14	NC	Not connected							
15	NC	Not connected							
	P0_4	P0.4							
	HALL_IN0	Hall interface input 0							
	MCPWM_CH1N	PWM channel 1 low-side							
	UART0_RXD	UART0 receive(transmit)							
	SPI_CS	SPI chip select							
16	SCL	I2C clock							
10	TIM1_CH0	Timer1 channel0							
	ADC_TRIGGER	ADC trigger for debug							
	ADC_CH1	ADC channel 1							
	CMP0_IP2	Comparator0 positive input2							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI2	External GPIO interrupt input signal 2							
17	NC	Not connected							
	P0_8	P0.8							
	CMP0_OUT	Comparator 0 output							
	MCPWM_BKIN1	PWM break signal 1							
	UART0_TXD	UART0 transmit(receive)							
	SPI_CLK	SPI clock							
	SCL	I2C clock							
18	TIM0_CH0	Timer0 channel0							
	ADC_TRIGGER	ADC trigger for debug							
	ADC_CH4	ADC channel 4							
	CMP0_IP3	Comparator0 positive input3							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI6	External GPIO interrupt input signal 6							
	WK2	External wake-up signal 2							
	P0_6	P0.6							
	HALL_IN2	Hall interface input 2							
19	ADC_CH3	ADC channel 3							
	CMP0_IP0	Comparator0 positive input0							
	EXTI4	External GPIO interrupt input signal 4							
	P0_5	P0.5							
20	HALL_IN1	Hall interface input 1							
20	MCPWM_BKIN1	PWM break signal 1							
	UART0_TXD	UART0 transmit(receive)							



	SDA	I2C data						
	TIM1_CH1	Timer1 channel1						
	ADC_CH2	ADC channel 2						
	CMP0_IP1	Comparator0 positive input1						
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software						
	EXTI3	External GPIO interrupt input signal 3						
	P0_7	P0.7						
	UART0_TXD	UART0 transmit(receive)						
	SCL	I2C clock						
	TIM0_CH1	Timer0 channel1						
21	ADC_CH5	ADC channel 5						
	OPAx_OUT	OPA output						
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software						
	EXTI5	External GPIO interrupt input signal 5						
	P0_9	P0.9						
	CLKO	Clock output for debug						
	MCPWM_CH0P	PWM channel 0 high-side						
	UART0_RXD	UART0 receive(transmit)						
	SPI_DO	SPI data output(input)						
	SDA	I2C data						
22	TIM0_CH1	Timer0 channel1						
	ADC_TRIGGER	ADC trigger for debug						
	ADC_CH6	ADC channel 6						
	CMP0_IN	Comparator0 negative input						
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software						
	EXTI7	External GPIO interrupt input signal 7						
	WK3	External wake-up signal 3						
22	1.01	Phase A low-side output, worked by MCU P0.11; the polarity of LO1 is the same as that						
23	L01	of P0.11, i.e. when P0.11 = 1, LO1 = 1. You need to set MCPWM_SWAP = 0.						
24	VCC	Gate driver power supply						
25	VS1	High-side floating bias voltage 1.						
26	1101	Phase A high-side output, worked by MCU P0.10; the polarity of HO1 is the same as						
26	H01	that of P0.10, i.e. when P0.10 = 1, H01 = 1. You need to set MCPWM_SWAP = 0.						
27	VB1	High-side floating supply voltage 1.						
28	VS2	High-side floating bias voltage 2.						
29	НО2	Phase B high-side output, worked by MCU P0.12; the polarity of HO2 is the same as						
29	1102	that of P0.12, i.e. when P0.12 = 1, HO2 = 1. You need to set MCPWM_SWAP = 0.						
30	VB2	High-side floating supply voltage 2.						
31	VS3	High-side floating bias voltage 3.						
32	НОЗ	Phase C high-side output, worked by MCU P0.14; the polarity of HO3 is the same as						
52	1103	that of P0.14, i.e. when P0.14 = 1, HO3 = 1. You need to set MCPWM_SWAP = 0.						
33	VB3	High-side floating supply voltage 3.						
34	NC	Not connected						



25	1.02	Phase C low-side output, worked by MCU P0.15; the polarity of LO3 is the same as that							
35	LO3	of P0.15, i.e. when P0.15 = 1, LO3 = 1. You need to set MCPWM_SWAP = 0.							
36	VCC	Gate driver power supply							
27	102	Phase B low-side output, worked by MCU P0.13; the polarity of LO2 is the same as that							
37	L02	of P0.13, i.e. when P0.13 = 1, LO2 = 1. You need to set MCPWM_SWAP = 0.							
	P1_4	P1.4							
	CMP1_OUT	Comparator 1 output							
	MCPWM_BKIN0	PWM break signal 0							
20	SPI_CS	SPI chip select							
38	TIM0_CH1	Timer0 channel1							
	CMP1_IN	Comparator1 negative input							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI10	External GPIO interrupt input signal 10							
	P1_3	P1.3							
20	SPI_CS	SPI chip select							
39	TIM1_CH0	Timer1 channel0							
	OPA1_IP	OPA1 positive input							
	P1_5	P1.5							
	SPI_DI	SPI data input(output)							
	SCL	I2C clock							
	TIM1_CH1	Timer1 channel1							
40	ADC_CH8	ADC channel 8							
40	OPA1_IN	OPA1 negative input							
	CMP1_IP0	Comparator1 positive input0							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI11	External GPIO interrupt input signal 11							
	WK5	External wake-up signal 5							
41	P1_2	P1.2							
41	OPA0_IN	OPA0 negative input							
42	P1_1	P1.1							
42	OPA0_IP	OPA0 positive input							
	P1_8	P1.8							
	SWCLK	SWD Clock							
	HALL_IN2	Hall interface input 2							
	MCPWM_CH3P	PWM channel 3 high-side							
	UART0_TXD	UART0 transmit(receive)							
43	SCL	I2C clock							
43	TIM1_CH0	Timer1 channel0							
	ADC_TRIGGER	ADC trigger for debug							
	CMP1_IP3	Comparator1 positive input3							
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software							
	EXTI14	External GPIO interrupt input signal 14							
	WK6	External wake-up signal 6							





3.2 Pin Multiplexing

The table below shows the pin function reuse for version C.Please refer to 3.1.2 for the function difference of A/B version.

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P0.0			MCPWM_BKIN0	UART0_R(T)XD						ADC_CH10/REF/LD015/DAC_OUT
P0.1					SPI_CS					OPA0_IP_B
P0.2					SPI_DI(O)					RST_n
P0.3								TIM1_CH0		OPA0_IN_B
P0.4		HALL_IN0	MCPWM_CH1N	UART0_R(T)XD	SPI_CS	SCL		TIM1_CH0	ADC_TRIGGER	ADC_CH1/CMP0_IP2
P0.5		HALL_IN1	MCPWM_BKIN1	UART0_T(R)XD				TIM1_CH1		ADC_CH2/CMP0_IP1
P0.6		HALL_IN2								ADC_CH3/CMP0_IP0
P0.7				UART0_T(R)XD		SCL	TIM0_CH1			ADC_CH5/OPAx_OUT
P0.8	CMP0_OUT		MCPWM_BKIN1	UART0_T(R)XD	SPI_CLK	SCL	TIM0_CH0		ADC_TRIGGER	ADC_CH4/CMP0_IP3
P0.9	CLKO		MCPWM_CH0P	UART0_R(T)XD	SPI_DO(I)	SDA	TIM0_CH1		ADC_TRIGGER	ADC_CH6/CMP0_IN
P0.10	CLKO		MCPWM_CH0P				TIM0_CH0	TIM1_CH0		
P0.11			MCPWM_CH0N		SPI_CLK			TIM1_CH1		
P0.12			MCPWM_CH1P		SPI_DO(I)		TIM0_CH1			
P0.13			MCPWM_CH1N		SPI_DI(O)			TIM1_CH1		
P0.14			MCPWM_CH2P				TIM0_CH0			
P0.15			MCPWM_CH2N					TIM1_CH0		

Table 3-3 LKS32MC03x Pin Function Selection



Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P1.1										OPA0_IP
P1.2										OPA0_IN
P1.3					SPI_CS			TIM1_CH0		OPA1_IP
P1.4	CMP1_OUT		MCPWM_BKIN0		SPI_CS		TIM0_CH1			CMP1_IN
P1.5					SPI_DI(O)	SCL		TIM1_CH1		ADC_CH8/OPA1_IN/CMP1_IP0
P1.6	CMP1_OUT	HALL_IN1	MCPWM_CH2N	UART0_T(R)XD			TIM0_CH1		ADC_TRIGGER	ADC_CH7/CMP1_IP2
P1.7	CMP0_OUT	HALL_IN0	MCPWM_CH2P	UART0_R(T)XD			TIM0_CH0		ADC_TRIGGER	CMP1_IP1
P1.8	SWCLK	HALL_IN2	MCPWM_CH3P	UART0_T(R)XD		SCL		TIM1_CH0	ADC_TRIGGER	CMP1_IP3
P1.9	SWDAT		MCPWM_CH3N	UART0_R(T)XD		SDA		TIM1_CH1		ADC_CH9



Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P0.0			MCPWM_BKIN0	UART0_R(T)XD						ADC_CH10/REF/LD015/DAC_OUT
P0.1					SPI_CS					OPA0_IP_B
P0.2					SPI_DI(O)					RST_n
P0.3								TIM1_CH0		OPA0_IN_B
P0.4		HALL_IN0	MCPWM_CH1N	UART0_R(T)XD	SPI_CS	SCL		TIM1_CH0	ADC_TRIGGER	ADC_CH1/CMP0_IP2
P0.5		HALL_IN1	MCPWM_BKIN1	UART0_T(R)XD				TIM1_CH1		ADC_CH2/CMP0_IP1
P0.6		HALL_IN2								ADC_CH3/CMP0_IP0
P0.7				UART0_T(R)XD		SCL	TIM0_CH1			ADC_CH5/OPAx_OUT
P0.8	CMP0_OUT		MCPWM_BKIN1	UART0_T(R)XD	SPI_CLK	SCL	TIM0_CH0		ADC_TRIGGER	ADC_CH4/CMP0_IP3
P0.9	CLKO		MCPWM_CH0P	UART0_R(T)XD	SPI_DO(I)	SDA	TIM0_CH1		ADC_TRIGGER	ADC_CH6/CMP0_IN
P0.10	CLKO		MCPWM_CH0P				TIM0_CH0	TIM1_CH0		
P0.11			MCPWM_CH0N		SPI_CLK			TIM1_CH1		
P0.12			MCPWM_CH1P		SPI_DO(I)		TIM0_CH1			
P0.13			MCPWM_CH1N		SPI_DI(O)			TIM1_CH1		
P0.14			MCPWM_CH2P				TIM0_CH0			
P0.15			MCPWM_CH2N					TIM1_CH0		

Table 3-3 LKS32MC03xB Pin Function Selection




Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P1.1										OPA0_IP
P1.2										OPA0_IN
P1.3					SPI_CS			TIM1_CH0		OPA1_IP
P1.4	CMP1_OUT		MCPWM_BKIN0		SPI_CS		TIM0_CH1			CMP1_IN
P1.5					SPI_DI(O)	SCL		TIM1_CH1		ADC_CH8/OPA1_IN/CMP1_IP0
P1.6	CMP1_OUT	HALL_IN1	MCPWM_CH2N	UART0_T(R)XD			TIM0_CH1		ADC_TRIGGER	ADC_CH7/CMP1_IP2
P1.7	CMP0_OUT	HALL_IN0	MCPWM_CH2P	UART0_R(T)XD			TIM0_CH0		ADC_TRIGGER	CMP1_IP1
P1.8	SWCLK	HALL_IN2	MCPWM_CH3P	UART0_T(R)XD		SCL		TIM1_CH0	ADC_TRIGGER	CMP1_IP3
P1.9	SWDAT		MCPWM_CH3N	UART0_R(T)XD		SDA		TIM1_CH1		ADC_CH9




4 Package Dimensions

4.1 LKS32MC031KLC6T8B/ LKS32MC031KLC6T8C

LQFP48L 0707 Profile Quad Flat Package:





TOP VIEW

SIDE VIEW

Figure 4-1 LKS32MC031KLC6T8B(C) Packaging

Table 4-1 LKS32MC031KLC6T8B(C) Package Dimensions

CVMDOI		MILLIMETER	
SYMBOL	MIN	NOM	MAX
А	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
b	0.19	0.22	0.27
С	0.13	-	0.17
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
Е	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	-	0.50	-
θ	0°	3.5°	7°
L	0.45	0.60	0.75
L1	-	1.00	-



4.2 LKS32MC034D(0)F6Q8(B/C)/LKS32MC034SF6Q8(B/C)/

LKS32MC034FLF6Q8B(C) /LKS32MC034F2LF6Q8C /LKS32MC034S2F6Q8B(C)




Figure 4-2 LKS32MC034D(0)F6Q8(B/C)/LKS32MC034SF6Q8(B/C)/LKS32MC034FLF6Q8B(C)


/LKS32MC034F2LF6Q8C /LKS32MC034S2F6Q8B(C) Packaging

Table 4-2 LKS32MC034D(0)F6Q8(B/C)/LKS32MC034SF6Q8(B/C)/LKS32MC034FLF6Q8B(C) /LKS32MC034F2LF6Q8C /LKS32MC034S2F6Q8B(C) Package Dimensions

/ LK352	/LKS32MC034F2LF6Q8C/LKS32MC03452F6Q8B(C) Package Dimensions							
SYMBOL]	MILLIMETER			INCH			
SIMDOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	0.70	0.75	0.95	0.028	0.030	0.037		
A1	0.00	0.02	0.05	0.000	0.0008	0.002		
A2	0.50	0.55	0.75	0.020	0.022	0.030		
A3		0.2 REF			0.008 REF			
b	0.15	0.20	0.25	0.006	0.008	0.010		
D	4.90	5.00	5.10	0.193	0.197	0.201		
D2	3.20	3.70	3.80	0.126	0.146	0.150		
Е	4.90	5.00	5.10	0.193	0.197	0.201		
E2	3.20	3.70	3.80	0.126	0.146	0.150		
L	0.30	0.40	0.50	0.012	0.016	0.020		
е		0.4 bsc		0.016 bsc				
R	0.075	-	-	0.003				
	Т	OLERANCE C	F FORM AN	ND POSITIC	N			
aaa		0.10			0.004			
bbb		0.07		0.003				
ССС		0.10		0.004				
ddd		0.05		0.002				
eee		0.08		0.003				
fff		0.10			0.004			



4.3 LKS32MC038KU6Q8B/ LKS32MC038KU6Q8C






Figure 4-3 LKS32MC038KU6Q8B(C) Packaging

	MILLIMETER						
SYMBOL	MIN	NOM	MAX				
А	0.70 0.75 0.80						
A1	0.00	-	0.05				
A2		0.203REF					
b	0.18	0.23	0.28				
b1	0.15	0.20	0.25				
D	7.90	8.00	8.10				
Е	7.90	8.00	8.10				
e		0.50BSC					
e1		2.00BSC					
D1	4.60	4.70	4.80				
E1	4.60	4.70	4.80				
L	0.30	0.40	0.50				
L1	0.45	0.50	0.55				
К	0.90BSC						
K1	2.40BSC						
K2	1.25BSC						
Н		0.50BSC					

Table 4-3 LKS32MC038KU6Q8B(C) Package Dimensions



4.4 LKS32MC034FLK6Q8C/LKS32MC0342FLK6Q8C/LKS32MC034FLNK6Q8C/LKS

32MC034F2LNK6Q8C




Figure 4-4

LKS32MC034FLK6Q8C/LKS32MC0342FLK6Q8C/LKS32MC034FLNK6Q8C/LKS32MC034F2LNK6Q8C

Packaging

Table 4-4

 $\label{lks32MC034FLK6Q8C/LKS32MC0342FLK6Q8C/LKS32MC034FLNK6Q8C/LKS32MC034F2LNK6Q8C$

i ackage Dimensions							
CVMDOI		MILLIMETER					
SYMBOL	MIN	NOM	MAX				
А	0.70	0.75	0.80				
A1		0.203 REF					
A2	0.00	0.02	0.05				
D	3.90	4.00	4.10				
Е	3.90	4.00	4.10				
D2	2.60	2.70	2.80				
E2	2.60	2.70	2.80				
e	0.40 BSC						
Ne	2.80 BSC						
Nd	2.80 BSC						
L	0.30	0.35	0.40				
В	0.15	0.20	0.25				
h	0.30	0.35	0.40				

Package Dimensions



4.5 LKS32MC034F2LM6Q8C

QFN4*4 24L-0.75.

Profile Quad Flat Package:




Figure 4-5 LKS32MC034F2LM6Q8C Packaging

CVMDOI		MLLMETER				
SYMBOL	MIN	NOM	MAX			
А	0.70	0.75	0.80			
A1	0.00	0.02	0.05			
A2		0.203 REF				
D	3.90	4.00	4.10			
Е	3.90	4.00	4.10			
D2	2.65	2.70	2.75			
E2	2.65	2.70	2.75			
Nd		2.50 BSC				
е	0.50 BSC					
L	0.35	0.40	0.45			
b	0.20	0.25	0.30			
h	0.30	0.35	0.40			

Table 4-5 LKS32MC034F2LM6Q8C Package Dimensions



5 Electrical Characteristics

Parameter	Min.	Max.	Unit	Description
MCU Supply Voltage (AVDD)	-0.3	+6.0	V	
				LKS32MC031KLC6T8(B/C)
	-0.3	+25.0	V	LKS32MC034DF6Q8(B/C)
Cata Driver Supply Veltage				LKS32MC034DOF6Q8(B/C)
Gate Driver Supply Voltage (VCC1/VCC2/VCC)				LKS32MC034FLF6Q8B/C
	-0.3	+22.0	V	LKS32MC034FLK6Q8C
	-0.5	+22.0	v	LKS32MC034SF6Q8(B/C)
				LKS32MC034S2F6Q8(B/C)
LDO Supply Voltage (VCCLDO)	-0.3	+25.0	V	LDO Powered Pin
		80		LKS32MC031KLC6T8(B/C)
			mA	LKS32MC034DOF6Q8(B/C)
				LKS32MC034SF6Q8(B/C)
5V LDO Output Current				LKS32MC034FLF6Q8(B/C)
		30	mA	LKS32MC034FLK6Q8C
		30	IIIA	LKS32MC034SF6Q8(B/C)
				LKS32MC034S2F6Q8(B/C)
Operating temperature	-40	+105	°C	
Storage temperature	-40	+150	°C	
Junction temperature	-	125	°C	
Pin temperature	-	260	°C	Soldering for 10 sec

Table 5-1 LKS32MC03x 6N Electrical Limit Parameter

Table 5-2 LKS32MC03x 6N Recommended Operating Conditions

Parameter	Min.	Тур.	Max.	Unit	Description	
MCU Supply Voltage (AVDD)	2.5	5	5.5	V		
	2.8	5			REF2VDD=0, ADC uses inter-	
Analog Operating Voltage (AV-	2.8	Э	5.5	V	nal 2.4V reference	
DD _A)	2.4	5	5.5	v	REF2VDD=1, ADC uses AVDD	
	2.4	5	5.5	v	as reference	
					LKS32MC034FLF6Q8(B/C)	
	4.5				LKS32MC034FLK6Q8C	
		т.5				LKS32MC034SF6Q8(B/C)
Gate Driver Supply Voltage (VCC)			20	v	LKS32MC034S2F6Q8(B/C)	
Gate Driver Supply Voltage (VCC)	7		20	v	LKS32MC034DF6Q8(B/C)	
	/				LKS32MC034DOF6Q8(B/C)	
	13				LKS32MC031KLC6T8(B/C)	
	10				LKS32MC038KU6Q8(B/C)	
LDO Supply Voltage (VCCLDO)	7		20	V	LDO power supply	

OPA could work under 2.5V, but the output range will be limited.



Item	Chip model	Pin	Min.	Max.	Unit
		MCU	-6000	6000	V
	LKS32MC031KLC6T8(B/C)	PWR	-4000	4000	V
		Gate driver	-2000	2000	V
	LKS32MC034DF6Q8(B/C)	MCU	-6000	6000	V
		Gate driver	-2000	2000	V
		MCU	-6000	6000	V
	LKS32MC034DOF6Q8(B/C)	PWR	-4000	4000	V
		Gate driver	-2000	2000	V
ESD test	LKS32MC034SF6Q8(B/C)	MCU	-6000	6000	V
(HBM)	LKS32MC034FLF6Q8(B/C) LKS32MC034FLK6Q8C LKS32MC0342FLK6Q8C LKS32MC034F2LF6Q8C LKS32MC034F2LF6Q8C	Gate driver	-2500	2500	V
	LKS32MC038KU6Q8(B/C)	MCU	-6000	6000	V
		Gate driver	-2000	2000	V
	LKS32MC034FLNK6Q8C LKS32MC034F2LNK6Q8C				

According to "MIL-STD-883J Method 3015.9", under the environment of 25°C and 55% relative humidity, electrostatic discharge is applied to all IO pins of the tested chip for 3 times, with an interval of 1s each time. The test results show that the anti-static discharge level of the chip reaches Class $3A \ge 4000V$, <8000V.

Table 5-4 LKS32MC03x 6N Latch-up parameters

Item	Min.	Max.	Unit
Latch-up current (85°C)	-200	200	mA

According to "JEDEC STANDARD NO.78E NOVEMBER 2016", apply an overvoltage of 8V to all power IOs and inject 200mA of current on each signal IO. The test results show that the anti-latch-up level of the chip is 200mA.

_		- arannovor		
Parameter	Description	Minimum	Maximum	Unit
V _{IN}	Input voltage range for GPIO signals	-0.3	6.0	V
I _{INJ_PAD}	Maximum injection current for single GPIOs	-11.2	11.2	mA
I _{INJ_SUM}	Maximum injection current for all GPIOs	-50	50	mA

Table 5-5 LKS32MC03x 6N IO Limit Parameter

Table 5-6 LKS32MC03x 6N IO DC Parameter

ParameterDescriptionAVDDConditionsMin.Max.U	Parameter
---	-----------



			[
V _{IH}	High input level of digital IO	5V		0.7*AVDD		v
		3.3V	-	2.0		v
V	Low input level of digital IO	5V			0.3*AVDD	V
V _{IL}		3.3V	-		0.8	V
V		5V				v
V _{HYS}	Schmidt hysteresis range	3.3V	-	0.1*AVDD		v
т	Digital IO current consumption	5V			1	۸
I _{IH}	when input is high	3.3V	-		1	uA
т	Digital IO current consumption	5V		-1		uA
I _{IL}	when input is low	3.3V	-			
V _{OH}	High output level of digital IO		Current =	AVDD-0.8		v
V OH			11.2mA			v
V _{OL}	Low output level of digital IO		Current =		0.5	v
V OL	Low output level of digital 10		11.2mA		0.5	v
R _{pup}	Pull-up resistor*			8	12	kΩ
R _{io-ana}	Connection resistance between IO			100	200	Ω
Nio-ana	and internal analog circuit			100	200	22
Con	Digital IO Input-capacitance	5V			10	рF
Cin		3.3V	-			pF

* Only part of IOs have built-in pull-up resistors. Please refer to the pin description section for details

-		v v		
Clock	Operating mode	3.3V	5V	Unit
48MHz	CPU, flash, SRAM, MCPWM, Timer, and all analog mod- ules are active, IOs stay idle	8.570	8.650	mA
4MHz	CPU, flash, SRAM, MCPWM, Timer, and all analog mod-	3.012	3.165	mA
64kHz	ules except PLL are active, IOs stay idle	2.445	2.618	mA
-	Deep Sleep Mode, PLL and BGP are turned off, only 64kHz LRC is running	27	30	uA
-	All analog modules	2.4	2.55	mA

Table 5-7 LKS32MC03x 6N	Current Consumption IDDQ
	ourrent consumption is sq

Unless otherwise specified, the above tests are all measured at room temperature of 25°. Due to the deviation of the device model in the manufacturing process, the current consumption of different chips will have individual differences.



6 Analog Characteristics

The performance parameters of the MCU analog part are shown below.

Table 6-1 LKS32MC034D0F6Q8 Analog Characteristics							
Parameter	Min.	Тур.	Max.	Unit	Description		
			ADC				
Supply voltage	2.8	5	5.5	V	REF2VDD=0, ADC uses internal 2.4V reference		
	2.4	5 5.5		V	REF2VDD=1, ADC uses AVDD as reference		
Output bitrate		1.2		MHz	f _{adc} /20		
Differential input sig-	-2.35 2		+2.352	V	REF2VDD=0, Gain=1; REF=2.4V		
nal range	-3.52 8		+3.528	V	REF2VDD=0, Gain=2/3; REF=3.6V		
	-0.3		+2.352	V	REF2VDD=0, Gain=1; REF=2.4V		
	-0.3		+3.528	V	REF2VDD=0, Gain=2/3; REF=3.6V		
Single-ended input signal range	-0.3		AVDD*0.9	V	REF2VDD=1, Gain=1; REF=AVDD		
	-0.3		AVDD+0.3	V	REF2VDD=1, Gain=2/3, REF=AVDD, limited by IO diode clamp		
The differential signal is usually the signal output from the OPA inside the chip to the ADC; The sin- gle-ended signal is usually the sampled signal from the external input through IO. Whether using an							
internal/external reference, the signal amplitude should not exceed ±98% of the ADC signal range. In particular, when using an external reference, it is recommended that the sampled signal not exceed 90% of the scale.							
DC offset		5	10	mV	Correctable		
Effective number of bits (ENOB)	10.5	11		bit			
INL		2	3	LSB			
DNL		1	2	LSB			
SNR	63	66		dB			
Input resistance	500k			Ohm			
Input capacitance		10p		F			
Reference voltage (REF)							
Supply voltage	2.5	5	5.5	V			
Output deviation	-9		9	mV			
Power supply rejec- tion ratio		70		dB			

Table 6-1 LKS32MC034D0F6Q	18 Applog Characteristics
	to Analog Characteristics



Parameter	Min.	Тур.	Max.	Unit	Description		
Temperature coeffi-		20		10.0			
cient		20		ppm/°C			
Output voltage		2.4		V			
DAC							
Supply voltage	2.5	5	5.5	V			
Load resistance	50k			Ohm			
Load capacitance			50p	F			
Output voltage range	0.05		3.0	V			
Switching speed			1M	Hz			
DNL		1	2	LSB			
INL		2	4	LSB			
OFFSET		5	10	mV			
SNR	57	60	66	dB			
		Opera	tional amplif	ier (OPA)			
Supply voltage	3.1	5	5.5	V			
Bandwidth		10M	20M	Hz			
Load resistance	20k			Ohm			
Load capacitance			5p	F			
Common-mode input	0			V			
range	AVDD		AVDD	v			
Output signal range	0.1		AVDD-0.1	V	Minimum load resistance		
OFFSET		10	15	mV	This OFFSET is the equivalent differential input deviation ob- tained when the OPA differen- tial input is short-circuited and OPA OUT is measured from 0 level. The output deviation of OPA is the OPA magnification x OFFSET		
Common Mode Volt- age (Vcm)	1.65		2.15	V	Measurement condition: normal temperature. Operational amplifier swing=2 \times min(AVDD-Vcm, Vcm). It is recommended that the applica- tion using OPA single output should be powered on to meas- ure Vcm and make software subtraction correction. For more analysis, please refer to the official website application note "ANN009 - Differences be- tween Operational Amplifier		



Parameter	Min.	Тур.	Max.	Unit	Description		
					Differential and Single Operat- ing Mode".		
Common-mode rejec- tion ratio (CMRR)		80		dB			
Power supply rejec- tion ratio (PSRR)		80		dB			
Load current			500	uA			
Slew rate		5		V/us			
Phase margin		60		0			
Comparator (CMP)							
Supply voltage	2.5	5	5.5	V			
Input signal range	0		AVDD	V			
OFFSET		-12.92		mV	0 mV hysteresis, CMP output low-to-high inversion		
		-12.12		mV	0 mV hysteresis, CMP output high-to-low inversion		
		-11.63		mV	20 mV hysteresis, CMP output low-to-high inversion		
		5.21		mV	20 mV hysteresis, CMP output high-to-low inversion		
Transmission delay		0.15		uS	Default power consumption		
		0.6		uS	Low power consumption		
Hysteresis		20		mV	HYS='0'		
		0		mV	HYS='1'		
GPIO							
High Level Inversion Threshold	2.61		3.04	V			

LKS32MC031KLC6T8(B/C), LKS32MC034D0F6Q8 (B/C) internal integrated 5V LD0 parameters are shown below.

5V LDO					
Input power	7		20	V	
Output voltage	4.75	5	5.25	V	+/-5% accuracy
Dropout voltage		2		V	
Output current		80		mA	
Ripple rejection		80		dB	
Decoupling capacitor input		0.33		uF	It is added to the VCCLDO pin. Please refer to the pin description section for details
Decoupling capacitor output		1		uF	It is added to the AVDD pin. Please refer

Table 6-2 5V LDO Module Parameter



				to the pin description section for details
Operating temperature	-40	125	ംറ	
range	-10	125	¢	

5V LDO output voltage V.S. VCCLDO




Figure 6-1 5V LDO Output Transfer Curve

LKS32MC034FLF6Q8(B/C),LKS32MC034FLK6Q8C,LKS32MC034SF6Q8(B/C), LKS32MC034S2F6Q8(B/C) internal integrated 5V LDO parameters refer to section 21.1.5.

Description of the analog register table:

The addresses 0x40000010-0x40000028 are the calibration registers for each module, which are provided with calibration values before being shipped from the factory. In general, you are not recommended to configure or change these values. To fine tune the analog parameters, you need to read the original calibration value.

The registers in the blank section must all be configured to 0 (reset to 0 when the chip is powered up). Other registers are configured as required by application scenarios.



7 Power Management System

The power management system consists of an LDO15 module, a power detection module (PVD), and a power-on/power-off reset module (POR). The 5V LDO is integrated on select models.

7.1 AVDD

AVDD is a 5V LDO output for theLKS32MC031KLC6T8(B/C),LKS32MC034D0F6Q8(B/C), LKS32MC034SF6Q8(B/C), LKS32MC038KU6Q8(B/C),LKS32MC034FLK6Q8C chip. It is recommended that the off-chip decoupling capacitor be \geq 1uF as close as possible to the AVDD pin.

For the LKS32MC034FLF6Q8(B/C) chip, LD05V is the 5V LD0 output, and AVDD is the chip power supply. If internal 5V LD0 power supply is used, AVDD needs to be connected to LD05V.

AVDD supplies power to the LDO15 module that powers all internal digital circuits and PLL modules.

LDO15 is automatically enabled after power-up and requires no software configuration, but the output voltage of LDO15 needs to be fine-tuned by software.

The output voltage of LDO15 can be adjusted by setting the register LDO15TRIM<2:0>. Please refer to the description of the analog register table for specific register values. LDO15 is calibrated before the chip is shipped from the factory, and generally, you do not need to configure these additional registers. To fine tune the output voltage of LDO, you need to read the original configuration value and fill in the configuration value corresponding to the fine-tuning amount.

The POR module monitors the voltage of LDO15 and provides a reset signal to the digital circuit when the LDO15 voltage falls below 1.1V (for example, at the beginning of power-up or during power-down), to avoid the abnormal operation of the digital circuit.

7.2 VCC

The on-chip driving module provides power supply.Refer to chapter 5 for voltage range.

7.3 VCCLDO

The VCCLDO pin in the LKS32MC031KLC6T8(B/C),LKS32MC034D0F6Q8(B/C), LKS32MC034SF6Q8(B/C), LKS32MC038KU6Q8(B/C) operates from 7-20V to power the on-chip 5V LDO module. If 5V AVDD is used for external power supply, the power supply current is limited to below 20mA.



External resistor selection for VCCLDO

Due to the nature of the linear power supply, heat generation on the LDO is noticeable when the input voltage is high (e.g.> = 15V) and the load current is large (e.g.> = 30mAV). It is likely that the chip will trigger thermal protection at an ambient temperature around 125 degrees or less.

The chip itself consumes less than 10mA at 5V. If the 5V LDO supplies more than 10mA to the periphery of the chip, a shunt resistor may be bridged across AVDD and VCCLDO.

The resistance value should be calculated according to the following formula:

R>=1.5*(VCCLDO-AVDD)/I

Where, I is the total power dissipated on the 5V supply, including the power dissipated by the MCU and that dissipated by the 5V peripheral devices such as HALL.

With an external shunt resistor bridged, a 5.6V regulator should be placed at the AVDD pin.



8 Timer System

The timer system consists of an internal 64kHz RC timer, an internal 4MHz RC timer, and a PLL circuit.

The 64k RC timer is used as an MCU slow timer, a filtration module or an MCU timer in a low power state. The 4MHz RC timer is used as the MCU master timer and, when used in conjunction with the PLL, it can provide a timer up to 48MHz.

The 64k and 4M RC timers are factory calibrated, the 4M RC timer has a customized calibration register to further calibrate the accuracy to $\pm 0.5\%$. In the temperature range of -40-105°C, the accuracy of the 64k RC timer is ±50% and that of the 4M RC timer is ±1%

The 64k RC timer frequency can be set with the register RCLTRIM <3:0>, and the 4M RC timer frequency can be set with the register RCHTRIM <5:0>, which corresponds to the values described in the analog register table.

The timer is calibrated before the chip is shipped from the factory, and generally, you do not need to configure these additional registers. To fine tune the frequency, you need to read the original configuration value and fill in the configuration value corresponding to the fine-tuning amount.

The 4M RC timer is turned on by setting RCHPD = '0' (on by default, and off when set to '1'). The RC timer requires the Bandgap voltage reference module to provide reference voltage and current. Therefore, it is necessary to enable the BGP module before turning on the RC timer. The 4M RC timer is turned on and the BGP module is enabled by default in case of chip power-up. The 64k RC timer is always turned on and cannot be turned off.

The PLL multiplies the frequency of the 4M RC timer, to ensure a higher-speed timer for modules such as MCU, ADC, etc. The highest timer of the MCU and PWM modules is 48MHz, while the typical timer of the ADC module is 24MHz.

The PLL module is enabled by setting PLLPDN = '1' (off by default, and on when set to 1). The BGP (Bandgap) module needs to be enabled before the PLL module. After enabling the PLL module, it will take a stabilization time of 6us to output a stable timer. By default when the chip is powered on, the RCH timer is turned on and the BGP module is enabled; however, the PLL module is disabled, and needs to be enabled with software.



9 Reference Voltage Source

The reference voltage source provides reference voltage and current for the ADC, DAC, RC timer, PLL, temperature sensor, operational amplifier, comparator, and FLASH. The reference voltage source of BGP needs to be enabled before using any of these modules.

The BGP module is enabled by default when the chip is powered on. The reference voltage source is enabled by setting BGPPD = '0', and BGP needs about 2us to stabilize from being enabled to disabled. The output voltage of BGP is about 1.2V with an accuracy of $\pm 0.8\%$



10 ADC Module

A SAR ADC is integrated into the chip. The ADC module is disabled by default when the chip is powered on. Before the ADC is enabled, it is necessary to enable the BGP and PLL modules, turn on the 4M RC timer, and select the ADC operating frequency. The ADC operating timer is 24 M by default.

The ADC requires at least 17 ADC timer cycles to complete a conversion, of which 12 are conversion cycles and 5 are sampling ones. The sampling period can be set by configuring the SAMP_TIME register in SYS_AFE_REG2. It is required to set not less than 3 sampling periods, that is, more than 8 ADC clocks.

The recommended value is 3, which corresponds to an output data rate of 1.2MHz for the ADC.

The ADC operates in the following modes: single single-channel trigger, continuous single-channel trigger, single 1-16 channel scanning, and continuous 1-16 channel scanning. Each ADC has 16 independent sets of registers for each channel.

The ADC trigger event may come from external timer signals T0, T1, T2, T3 for a preset number of times, or may be triggered by software.

The ADC has two gain modes that are set by SYS_AFE_REG0.GA_AD, corresponding to 1 x time and 2/3 x times gains. The 1 x time gain corresponds to an input signal of ± 2.4 V, and the 2/3 x times gain corresponds to an input signal amplitude of ± 3.6 V. In measuring the output signal of an operational amplifier, the specific ADC gain is selected based on the maximum possible output signal of the operational amplifier.



11 Operational Amplifier

Two input and output rail-to-rail operational amplifiers, with a built-in feedback resistor R2/R1. External pins should be connected in series with a resistor R0. The value of resistance of the feedback resistors R2:R1 can be set via register RES_OPA <1:0> for different magnification. The values corresponding to the specific registers are described in the analog register table.

The final magnification is R2/(R1+R0), where R0 is the value of resistance of the external resistor.

A capacitor greater than or equal to 15pF is required to be connected across the two input pins of the op amp.

For applications of direct sampling of MOS transistor resistor, it is recommended to connect an external resistor of >20k Ω to reduce the current flowing into the chip pins when the MOS transistor is turned off.

For small resistor sampling applications, external resistors of 100Ω are recommended.

The amplifier can select the output signal in the amplifier by setting OPAOUT_EN to send it to P0.7 IO port through BUFFER for measurement and application. Because BUFFER exists, it is also possible to send one output signal of the op amp under its normal operation mode.

In the default state when the chip is powered up, the amplifier module is turned off. The amplifier can be enabled by setting OPAPDN = '1' and the BGP module should be enabled before enabling the amplifier.

The clamping diode is built into the positive and negative input terminals of the op amp, and the motor phase line is directly connected to the input terminal through a matching resistor, thus simplifying the external circuit of MOSFET current sampling.



12 Comparator

There is a built-in 2 comparators, of which the comparison speed, the hysteresis voltage, and the signal source are programmable.

The comparator has a comparison delay of 0.15us and can also be set to less than 30ns via register CMP_FT. The hysteresis voltage is set to 20mV/0mV via CMP_HYS.

The signal source for both the positive and the negative inputs of the comparator can be programmed through the registers CMP_SELP<2:0> and CMP_SELN<1:0> as described in the register simulation instructions.

The comparator module is turned off by default when the chip is powered on. The comparator can be enabled by setting CMPxPDN ='1' and the BGP module should be enabled before enabling the comparator.



13 Temperature Sensor

A temperature sensor with an accuracy of $\pm 2^{\circ}$ C is built into the chip. The chip will undergo temperature correction before delivery, and the correction value is saved in the flash info area.

The temperature sensor module is turned off by default when the chip is powered on. The BGP module should be enabled before enabling the temperature sensor.

The temperature sensor is turned on by setting TMPPDN = '1'. It takes approximately 2us to turn on until stable, so it needs to be turned on 2us before the ADC measures the sensor.



14 DAC Module

The chip has A built-in 8-bit DAC, and the output signal range of the A version is 3V, the output signal range of the B version is 3V/4.8V, and the output signal range of the C version is 1.2V/3V/4.8V.

For the C version of the chip, you need to set SYS AFE REG2.BIT15=1 to use the DAC's 1.2V range.

The 8bit DAC can be configured with register DACOUT EN=1 to send the DAC output to the IO port P0.0, which can drive a load resistance >50k Ω and a load capacitor of 50pF.

Since 03x series chips are not equipped with DAC hardware correction registers, in order to ensure DAC output accuracy, users need to read DACAMC/DACDC correction values of corresponding ranges from NVR according to different DAC ranges for software correction.

The digital quantity corresponding to the expected output value of the DAC is D_{DAC} , the gain correction is DAC_{AMC} , and the DC bias correction is DAC_{DC} . The DAC_{AMC} is a 10bit unsigned number, the $DAC_{AMC}[9]$ is an integer part, and the $DAC_{AMC}[8:0]$ is a decimal part, which can represent a fixed-point number near 1, and 0x200 corresponds to 1. The Saturation values are as follows:

SYS_AFE_DAC = Saturation(D_{DAC}*DAC_{AMC}-DAC_{DC})

See the official library function for details.

The maximum output bit rate of the DAC is 1MHz.

When the chip is powered on, the DAC module is disabled by default. The DAC can be enabled by setting DACPDN =1. Before enabling the DAC module, enable the BGP module.



15 Processor

- > 32-bit Cortex-M0 +DIV/SQRT coprocessor
- > 2-wire SWD debugging pin
- Maximum operating frequency: 48MHz



16 Storage Resources

16.1 Flash

- The built-in flash includes a main storage area of 16/32kB and an information storage area of 1kB NVR
- ▶ Repeatable erasing and write-in of not less than 20,000 times
- > Data is maintained for up to 100 years at a room temperature of 25°C
- > The single-byte programming time is up to 7.5us, and the Sector erasing time is up to 5ms
- The Sector is 512 bytes, and can be erased or write-in by Sector. It supports runtime programming, and simultaneous erasing of and write-in to one Sector can be made while reading and accessing another Sector
- Flash data anti-theft (the last word must be written to any value other than 0xFFFFFFF)

16.2 Execute-only Zone

Some 16kB flash capacity models are equipped with an execute-only zone of 16kB. After programming encryption, such models have the execution permission but do not have the read or write permission. Reprogramming with repeated erasure is supported.

16.3 SRAM

➢ Built-in 4KB SRAM



17 MCPWM Dedicated to Motor Drive

- > The maximum operating timer frequency of MCPWM is 48MHz
- Supporting up to 4 channels complementary PWM outputs with adjustable phases
- > The dead zone width of each channel can be configured independently
- Edge-aligned PWM mode supported
- Software control IO mode supported
- > IO polarity control supported
- > Internal short-circuit protection: avoiding short circuits caused by incorrect configuration
- External short-circuit protection: fast shutdown based on monitoring of external signals
- > ADC sampling interrupt generates internally
- > Use load register pre-memory timer to configure parameters
- > The loading time and period of the loading register can be configured



18 Timer

- > Two general-purpose timers, one 16bit timer and one 32bit timer
- > Capturing mode is supported for measuring external signal width
- Comparison mode is supported for generating edge-aligned PWM/timing interrupts



19 Hall Sensor Interface

- ▶ Built-in maximum 1024 filtering
- > Three Hall signal input
- > 24-bit counter with overflow and capture interrupts



20 General Purpose Peripherals

- One UART works in the full-duplex operation mode, supporting 8/9 bits of data, 1/2 stop bit(s), odd/even/no parity mode, with 1 byte send cache, 1 byte receive cache, with Mul-ti-drop Slave/Master mode, and the baud rate ranging from 300-115200
- > One SPI for master-slave mode
- > One IIC for master-slave mode
- Hardware watchdog, driven by RC timer, being independent of system high speed timer, write-in protection



21 Gate Drive Module

21.1 Module Parameters

The internal gate drive module of the chip has six different parameter specifications. According to the different parameters of the gate drive circuit, the gate drive module is divided into six models, namely G2, G3, G5, G6, G7 and G8. The comparison table is shown in Table 22-1.

MCU	Model of gate drive module
LKS32MC031KLC6T8B/C	G7
LKS32MC034DF6Q8(B/C)	G2
LKS32MC034D0F6Q8(B/C)	G2
LKS32MC034FLF6Q8B/C	G6
LKS32MC034FLK6Q8C	G6
LKS32MC034SF6Q8(B/C)	G3
LKS32MC034S2F6Q8B/C	G6
LKS32MC038KU6Q8B	G5
LKS32MC034F2LF6Q8C	G8
LKS32MC034F2LM6Q8C	G8
LKS32MC034FLNK6Q8C	G6
LKS32MC034F2LNK6Q8C	G8

21.1.1 Gate Drive Module G7

Parameter	Minimum	Typical	Maximum	Unit	Description		
Limit parameter							
Supply voltage VCC	-0.3		+25.0	V	Relative to ground		
Floating voltage VB _{1, 2, 3}	-0.3		+650	V			
Floating bias VS _{1, 2, 3}	VB-25		VB+0.3	V			
High-side output voltage HO _{1, 2, 3}	VS-0.3		VB+0.3	V			
Low-side output voltage LO _{1, 2, 3}	-0.3		VCC+0.3	V			
Logic input HIN/LIN _{1, 2, 3}	-0.3		VCC+0.3	V			
Swing rate of switching voltage dVs/dt			50	V/ns			
Temperature junction (TJ)	-40		150	°C			
Storage temperature (TS)	-55		150	°C			
Welding temperature			300	°C	Welding 10s		
Reco	Recommended operating conditions						
Supply voltage VCC	+13		+20.0	V	Relative to ground		



Floating voltage VB _{1, 2, 3}	VS+13		VS+20	V	
Floating bias VS _{1, 2, 3}	-5		600	V	
High-side output voltage HO _{1, 2, 3}	VS		VB	V	
Low-side output voltage LO _{1, 2, 3}	0		VCC	V	
Logic input HIN/LIN _{1, 2, 3}	0		VCC	V	
Operating temperature T _A	-40		105	°C	
Electrical p	arameters o	of type 6N ty	ype gate driv	er	
VCC static current I _{QCC}			2300	uA	HIN=LIN=0V
VB static current I _{QBS}			100	uA	HIN=LIN=0V
Floating voltage leakage current $I_{\mbox{\tiny LK}}$			50	uA	VB=VS=620V
VCC supply under-voltage trigger voltage	11	12	12.8	V	
VCC supply under-voltage lock -on voltage	9.5	10.4	11	V	
VCC supply under-voltage hystere- sis voltage	1	1.6	2	V	
High input threshold V_{IH}	1.7		2.4	V	
Low input threshold V_{IL}	0.8	1.0	1.2	V	
High level output short current I_{0+}	115	200		mA	
Low level output short current $I_{\mbox{\scriptsize 0-}}$	250	350		mA	
Short circuit trip level V _{CIN_REF}	0.455	0.48	0.505	V	VCC=15V
Fault output voltage V _{FOL}			0.95	V	
Fault output pulse width tFO	20	65		us	
Output rise time T _r		65		ns	CL=1nF
Output fall time T _f		25		ns	CF-1111.
Turn-on delay time Ton	350	500	700	ns	
Shutdown delay time T _{off}	350	500	700	ns	
Delay matching M _T			60	ns	Ton & Toff for (HS-LS)
CIN detection input filter time $T_{\text{FLT-CIN}}$	100	300	500	ns	CIN 0->1V, test CIN rising edge to LO falling edge delay

21.1.2 Gate Drive Module G2

Table 21-5 Farameter of Gate Drive Module G2							
Parameter	Minimum	Typical	Maximum	Unit	Description		
Limit parameter							
Supply voltage VCC	-0.3		+25.0	V	Relative to ground		
Floating voltage VB _{1, 2, 3}	-0.3		+250	V			
Floating bias VS _{1, 2, 3}	VB-25		VB+0.3	V			
High-side output voltage HO _{1, 2, 3}	VS-0.3		VB+0.3	V			
Low-side output voltage LO _{1, 2, 3}	-0.3		VCC+0.3	V			

Table 21-3 Parameter of Gate Drive Module G2



Logic input HIN/LIN _{1, 2, 3}	-0.3		VCC+0.3	V	
Swing rate of switching voltage	0.5		10010.5	V/n	
dVs/dt			50	s s	
Temperature junction (TJ)	-40		150	°C	
Storage temperature (TS)	-55		150	°C	
Welding temperature	55		300	°C	Welding 10s
	nmended op	erating coi		3	Welding 105
Supply voltage VCC	+8		+20.0	V	Relative to ground
Floating voltage VB1, 2, 3	VS+8		VS+20	v	Relative to ground
Floating bias VS _{1, 2, 3}	-5		200	v	
High-side output voltage HO _{1, 2, 3}	VS		VB	v	
Low-side output voltage LO _{1, 2, 3}	0		VCC	v	
Logic input HIN/LIN _{1, 2, 3}	0		VCC	V	
Operating temperature T_A	-40		105	°C	
		type 6N ty	pe gate drive		
		50		1	
VCC static current I			100	uA	HIN=LIN=0V
VB static current I _{QBS}		20	40	uA	HIN=LIN=0V
Floating voltage leakage current I _{LK}			10	uA	VB=VS=220V
VCC supply under-voltage trigger	4.0	4.7	6.7	V	
voltage					
VBS supply under-voltage trigger	3.9	5.6	6.9	V	
voltage					
VCC supply under-voltage lock -on voltage	3.6	4.4	6.4	V	
Voltage VBS supply under-voltage lock -on					
v BS supply under-voltage lock -on voltage	3.5	5.0	6.2	V	
Voltage VCC supply under-voltage hysteresis					
voltage	0.25	0.3	0.8	V	
VBS supply under-voltage hysteresis					
voltage	0.25	0.6	0.8	V	
High input threshold V _{IH}	2.8			v	
Low input threshold V _{IL}	2.0		0.8	V	
Input bias current I _{source}		50	120	uA	HIN=LIN=5V
Input bias current I _{source}		50	120	uA	HIN=LIN=0V
High level output, V _{BIAS} -V ₀			1	V	I ₀ =20mA
Low level output, V _{BIAS} -V ₀			1	V	$I_0=20$ mA $I_0=20$ mA
High level output short current I ₀₊	650	1000	1	mA	$V_{CC}/V_{BS}=15V$
Low level output short current I ₀₋	650	1000		mA	
Output rise time T_r	030	1000	30		$V_{CC}/V_{BS}=15V$
Output fall time T_{f}		15	30	ns	C _L =1nF
Turn-on delay time T _{on}		270	500	ns	
		80		ns	
Shutdown delay time T _{off}	100	200	150	ns	
Dead zone D _T	100	200	400	ns	



Delay matching M _T	80	ns	Ton & Toff for (HS-LS)
-------------------------------	----	----	------------------------

21.1.3 Gate Drive Module G3

			ve Module G3				
Parameter	Minimum	Typical	Maximum	Unit	Description		
Limit parameter							
Supply voltage VCC	-0.3		+25.0	V	Relative to ground		
Floating voltage VB _{1, 2, 3}	-0.3		+250	V			
Floating bias VS _{1, 2, 3}	VB-25		VB+0.3	V			
High-side output voltage HO _{1, 2, 3}	VS-0.3		VB+0.3	V			
Low-side output voltage LO _{1, 2, 3}	-0.3		VCC+0.3	V			
Logic input HIN/LIN _{1, 2, 3}	-0.3		VCC+0.3	V			
Swing rate of switching voltage			50	V/n			
dVs/dt			50	S			
Temperature junction (TJ)	-40		150	°C			
Storage temperature (TS)	-55		150	°C			
Welding temperature			300	°C	Welding 10s		
Recon	nmended ope	erating co	nditions				
Supply voltage VCC	+7		+20.0	V	Relative to ground		
Floating voltage VB _{1, 2, 3}	VS+10		VS+20	V			
Floating bias VS _{1, 2, 3}	-5		200	V			
High-side output voltage HO _{1, 2, 3}	VS _{1,2,3}		VB _{1,2,3}	V			
Low-side output voltage LO _{1, 2, 3}	0		VCC	V			
Logic input HIN/LIN _{1, 2, 3}	0		5	V			
Operating temperature T _A	-40		105	°C			
Electrical pa	rameters of	type 6N ty	pe gate drive	r			
VCC static current I_{QCC1}	210	330	450	uA	HIN=LIN=0/5V, ENB=0		
VCC static current I_{QCC2}		46	80	uA	HIN=LIN=0/5V, ENB=5		
VB static current I _{QBS}	25	45	65	uA	HIN=LIN=0V		
Floating voltage leakage current $I_{\mbox{\tiny LK}}$			10	uA	VB=VS=200V, VCC=0V		
drive current I ₀₊		1		А			
drive current I ₀ .		1.2		А			
VCC undervoltage rising edge trigger voltage	2.9	4.2	5.5	V			
VCC undervoltage falling edge trig- ger voltage	2.5	3.8	5.1	V			
VCC undervoltage lockout hysteresis		0.4		V			

Table 21-4 Parameter of Gate Drive Module G3



VBS undervoltage rising edge trigger voltage	2.5	3.8	4.5	v	
VBS undervoltage falling edge trig- ger voltage	2.5	3.5	4.5	V	
VBS undervoltage lockout hysteresis		0.3		V	
High input threshold V_{IH}	2.5			V	
Low input threshold $V_{\rm IL}$			0.8	V	
Output rise time T _r		27		ns	C _L =1nF
Output fall time $T_{\rm f}$		20		ns	CL-IIIF
Turn-on delay time T _{on}		600	700	ns	
Shutdown delay time T _{off}		280	400	ns	
Dead zone D_T	220	280	330	ns	
Delay matching M_{T}			60	ns	

21.1.4 Gate Drive Module G5

Table 21-4 Gate Drive Module G5	narameter
Table 21-4 Gate Drive Module GS	parameter

Table 21-4 Gate Drive Module G5 parameter					
Parameter	Min	Тур	Max	Unit	Description
	Abso	lute Maxim	um Ratings		
Low side and logic fixed supply VCC	-0.3		+25.0	V	To ground
High side floating supply VB	-0.3		+625	V	
High side offset VS	VB-25		VB+0.3	V	
High side output HO _{1,2,3}	VS-0.3		VB+0.3	V	
Low side output LO _{1,2,3}	-0.3		VCC+0.3	V	
Logic input HIN/LIN _{1,2,3}	-0.3		VCC+0.3	V	
Allowable offset voltage slew rate dVs/dt			50	V/ns	
Junction temperature TJ	-40		150	°C	
Storage temperature Ts	-55		150	°C	
Thermal resistance θJA			200	°C/W	junction to ambient
	Recomme	ended Oper	ating Conditio	ns	
Low side and logic fixed supply VCC	+10		+20.0	V	To ground
High side floating supply VB	VS+10		VS+20	V	
High side offset VS	-5		600	V	
High side output HO _{1,2,3}	VS _{1,2,3}		VB _{1,2,3}	V	
Low side output LO _{1,2,3}	0		VCC	V	
Logic input HIN/LIN _{1,2,3}	0		VCC	V	



1 0 1	-40 Gate driv	er Electrica 50 35	105 al Characterist 150 80	°C tic uA	HIN=LIN=0V
Quiescent VCC supply cur- rentI _{QCC} Quiescent VBS supply cur- rentI _{QBS}		50	150		HIN=LIN=0V
rentl _{QCC} Quiescent VBS supply cur- rentl _{QBS}				uA	HIN=LIN=0V
Quiescent VBS supply cur- rentI _{QBS}		35	ΩΛ		
rentI _{QBS}		35	QA	1	+
			00	uA	HIN=LIN=0V
rentl _{LK}			10	uA	VHO=VB=VS=620V
VCC under voltage rising					
threshold	8	8.5	9.8	V	
VBS under voltage rising					-
threshold		8.7	10	V	
VCC under voltage falling					-
threshold	7.2	7.6	8.8	V	
VBS under voltage falling				1	
threshold	6.5	7.8		V	
VCC under voltage hyste-					
resis voltage	0.6	0.9	1.2	V	
VBSunder voltage hystere-					
sis voltage		0.9		V	
High level output voltage					
V _{IH}	2.4			V	
Low level output voltage			0.6		
V _{IL}			0.6	V	
Logic 1 Input bias current		22	100	•	
I _{source}		32	100	uA	HIN=LIN=5V
Logic 0 Input bias cur-			1		HIN=LIN=0V
rent I _{sink}			1	uA	HIN=LIN=UV
High level output voltage			1	V	I ₀ =20mA
Vон			1	v	10-2011A
Low level output voltage,			1	v	I ₀ =20mA
V _{OL}			1	v	VO=0V,
Output high short circuit	300	450		mA	VIN=5V,Pulse
pulse current I ₀₊	500	430		ША	Width < 10uS
Output low short circuit					VO=15V,
pulse current I ₀₋	650	1000		mA	VIN=0V,Pulse
					Width < 10uS
Turn-on rise time T _r		15	30	ns	C _L =1nF
Turn-off fall time T _f		12	30	ns	
Turn-on propagation delay T _{on}	100	250	450	ns	VS=0V
	80	160	300	ns	VS=0V or 600V
	40	100	250	ns	



Delay match M _T	80	ns	T _{on} & T _{off} for (HS-LS)
----------------------------	----	----	---

Ensure that the time Δt for the high-side MOS Vgs to rise to VS is < 300 ns:

• Select the appropriate drive circuit and adjust Ron and Cgs appropriately;

• Pay attention to the turn-on voltage of MOS/IGBT. If Vth is higher, it is more important to ensure that the rise time of Vgs is short enough.

21.1.5 Gate Drive Module G6

Parameter	Minimum	Typical	Maximum	Unit	Description
	Limit pa			01110	Decemption
Supply voltage VCC	-0.3		+22.0	V	Relative to ground
			+250		VEM is not used for
					034S2F6Q8B, the with-
					stand voltage is 250 V,
					and the rest is 60 V.
					VSx and VSSNx are
Electing voltage VD	-0.3			v	internally shorted, and
Floating voltage VB _{1, 2, 3}	-0.5		+60	V	if the maximum VSx
					voltage exceeds 60 V, a
					parallel resistor from
					VEMx to ground is re-
					quired to reduce the
					voltage division ratio.
Floating bias VS _{1, 2, 3}	VB-25		VB+0.3	V	
High-side output voltage HO _{1, 2, 3}	VS-0.3		VB+0.3	V	
Low-side output voltage LO _{1, 2, 3}	-0.3		VCC+0.3	V	
Logic input HIN/LIN _{1, 2, 3}	-0.3		VCC+0.3	V	
Swing rate of switching voltage			50	V/ns	
dVs/dt			50	,	
Temperature junction (TJ)	-40		150	°C	
Storage temperature (TS)	-55		150	°C	
Welding temperature			300	°C	Welding 10s
Recon	nmended ope	erating co	nditions		
Supply voltage VCC	+7.0		+20.0	V	Relative to ground
Floating voltage $VB_{1, 2, 3}$	VS+8		VS+20	V	
Floating bias VS _{1, 2, 3}	-5		60	V	034S2
	5		00	v	VS _{1, 2, 3Max} =200V
High-side output voltage HO _{1, 2, 3}	VS _{1,2,3}		VB _{1,2,3}	V	
Low-side output voltage LO _{1, 2, 3}	0		VCC	V	

Table 21-5 Parameter of Gate Drive Module G6



Logic input HIN/LIN _{1, 2, 3}	0		5	v	
$\frac{1}{1} \frac{1}{2} \frac{1}{3} \frac{1}$	-40		105	°C	
Electrical pa		type 6N ty		_	
VCC static current I _{OCC}		110		uA	HIN=LIN=0/5V
VB static current I _{QBS}		25	50	uA	HIN=LIN=0V
Floating voltage leakage current I_{LK}			10	uA	VB=VS=200V, VCC=0V
drive current I ₀₊	0.65	1		A	
drive current I ₀₋	0.65	1		А	
VCC undervoltage rising edge trigger voltage	3.5	4.2	4.9	v	
VCC undervoltage falling edge trig- ger voltage	3.2	3.8	4.8	v	
VCC undervoltage lockout hysteresis	0.25	0.4	0.8	V	
VBS undervoltage rising edge trigger voltage	2.5	3.8	5.5	v	
VBS undervoltage falling edge trig- ger voltage	2.2	3.5	4.8	v	
VBS undervoltage lockout hysteresis	0.25	0.3	0.8	V	
High input threshold V_{IH}	2.8			V	
Low input threshold $V_{\rm IL}$			0.8	V	
Output rise time T _r		20	30	ns	C _L =1nF
Output fall time $T_{\rm f}$		12	30	ns	CL=111F
Turn-on delay time T _{on}		250	500	ns	
Shutdown delay time T_{off}		120	200	ns	
Dead zone D _T	50	150	400	ns	
Delay matching M_{T}			80	ns	
LDO	linear adjus	tment para	ameter		
					The factory test
					records the 5V
					LDO voltage in the
					flash area for the
LDO Output Voltage V _{LDO}	4.8	5.0	5.2	v	software to
					read.Refer to the
					data sheet for the
					address of the
					Flash NVR correc-
					tion values
LDO output with load current ILDO		30		mA	
Load regulation	-0.297		+0.397	%	Load current 0~35mA
Linear adjustment rate		0		%	VCC from 7-22V
Short circuit current	122		142	mA	






Figure 21-1 Internal block diagram of gate drive module G6

21.1.6 Gate Drive Module G8

Parameter	Minimum	Typical	Maximum	Unit	Description
Limit parameter					
Currente ventre de M	0.2		. 40.0	17	Relative to the
Supply voltage V _{cc}	-0.3		+48.0	V	ground
Charge Pump Supply Voltage V_M	-0.3		Vcc	V	
Charge pump high voltage pin CP V_{CP}	-0.3		V _{CC} +20		
Charge pump high voltage pin CN $V_{\mbox{\tiny CN}}$	-0.3		Vcc		
Floating voltage VB _{1,2,3}	-0.3		+90	V	
Floating bias VS _{1,2,3}	-0.3		Vcc+0.3	V	
High-side output voltage HO _{1,2,3}	VS-0.3		VB+0.3	V	
Low-side output voltage $LO_{1,2,3}$	-0.3		+20	V	
Counter electromotive force voltage	0.0		V . 0.2	17	
sampling input pin V _{SSN}	-0.3		Vcc+0.3	V	
VLDO	-0.3		+6	V	
Logic input HIN/LIN _{1,2,3}	-0.3		+6	V	
Switching slew rate dVs/dt	-		50	V/ns	
Analog Output Voltage	0.2			V	
(V _{bus} /VEMx)V _{OUT}	-0.3		+6	V	
Power-down holds the external in-	0.2		17	17	
terface V _{K-Ctrl}	-0.3		Vcc	V	

表 21-1 栅极驱动模块参数



External interface of double-plug					
switch V _{EXT}	-0.3		Vcc	V	
Junction temperature TJ	-40		150	°C	
Storage temperature Ts	-55		150	°C	
Welding temperature			300	°C	Weld for 10 s
Recommen	ded operati	ng conditio	ons (T _A = 25	°C)	
Supply voltage V_{CC}	-0.3		+40.0	v	Relative to the ground
Charge Pump Supply Voltage V _M	-0.3		Vcc	V	
Floating voltage VB _{1,2,3}	V _M +10		V _M +15	V	
Floating bias VS _{1,2,3}	-5		+80	V	
Logic Input Voltage (PWMx/M_Ctrl/D_Ctrl)	0		+5	v	
Analog Output Voltage VOUT	0		+5	V	Vbus/VEMx
Electrical parameters (Un Supply voltage	nless otherv	vise specifi	ied, $V_{CC} = V_M$	= 24V, T	a = 25°C)
Power-on turn-on voltage V _{CC_ON}	3.9	4.2	4.5	V	
Undervoltage lockout voltage V _{CC_OFF}	3.6	3.9	4.2	v	
Undervoltage protection hysteresis voltage V _{CC_HYS}	-	0.3	-	v	
Quiescent current I _{QCC}	-	850	-	uA	PWM=0, MCU not included
Standby current I _{STBY}	-	-	10	uA	M_Ctrl=0/K_Ctrl=0 , Not enabled
Charge pump		•			
Charge Pump Output Voltage V _{CP}	-	12	-	V	VB-VM
Charge pump load current I _{CP}	-	15	-	mA	PWM switching frequency 20kHz to meet output voltage require- ment
Charge Pump Output Current Limit I _{CP_LIM}	30	40	-	mA	
$V_{CP} Undervoltage \ release \ point \ V_{CP_ON}$	3.6	3.9	4.2	V	
V_{CP} Undervoltage protection point		1			
Vcp_off	3.3	3.6	3.9	V	
V _{CP_OFF} V _{CP} Undervoltage hysteresis V _{CP_HYS}	3.3	3.6 0.3	3.9	V V	
				-	
V_{CP} Undervoltage hysteresis V_{CP_HYS}		0.3		V	
V_{CP} Undervoltage hysteresis V_{CP_HYS} Charge pump ripple voltage ΔVCP		0.3		V	



						Meets output
	d current I_{LDO}	50			mA	voltage require-
		50			IIIIA	ment
	rent limit value ILDO_LIM		200		mA	ment
	Itage release point		200			
	/LDO_ON		3.3		V	
	age protection point					
	LDO_OFF		3		V	
	ge hysteresis VLDO_HYS		0.3		V	
	djustment rate		0.0	50	mV	
	regulation			50	mV	
	bly rejection ratio	50	60		dB	1kHz
Digital IO featu						
	ut High Voltage V⊪		1.7	2	V	
	out Low Voltage VII	0.65	1.7		V	
	t Pull-Down Resistor	0.05	1.2		v	
Digital 10 Ilipu	R _{PD}	-	100		kΩ	
Schmidt hvs	teresis range V _{HYS}	-	0.5	_	V	
	high voltage, current	_	0.5	_	•	
	amption l _{IH}	-	-	100	uA	$V_{IN}=5V$
	low voltage, current					
	umption In	-	-	1	uA	$V_{IN}=5V$
Analog IO char	80					
	high voltage V _{K_CtrlH}		2.7		V	
	low voltage VK_CtrlL		2.4		V	
	vel hysteresis voltage		2.1		•	
			0.3		V	
	pull-down resistor					
	K_Ctrl_PD		200		kΩ	
	pedance to ground					
	Rext_on			1	kΩ	
	able ground leakage					
	REXT_OFF	5			kΩ	
Gate driver					1	L
	V _{OH}	-	-	1	V	Io=20mA
	V _{OL}	-	-	1	v	Io=20mA
	000b		1000			
	001b		400		1	High level output
	010b		300			short circuit pulse
lo+	011b		200			current, short cir-
	100b		150		1	cuit pulse width <
	101b		125		1	10 us
	110b		100		1	



	444		75			
	111b		75			
	000b		1000		-	
	001b		400		-	Low level output
	010b		300		-	short circuit pulse
lo-	011b		200		mA	current, short cir-
	100b		150		-	cuit pulse width <
	101b		125		-	10 us
	110b		100		_	
	111b		75			
Bus voltage dete	ction		1		1	1
V _M Detect pull-u	p resistor R _{Vbus_PU}		106		kΩ	
V _M Detect pull-dov	wn resistor R _{Vbus_PD}		6.8		kΩ	
V _M Partial voltage	output ratio R_{Vbus}		16		V/V	V _{bus} /V _M
Back EMF voltage	e detection					
Detect pull-up	resistor R _{VEM_PU}		38		kΩ	
VEM Detect the p	oull-down resistor		3.5		kΩ	Option 1
Rve	M_PD		9.5		kΩ	Option 2
VSSN Partial vol	tage output ratio		12		V/V	VEM/VSSN option
R _{vssn}			5		V/V	VEM/VSSN option 2
_	-down capacitance		10		pF	
	M_PD					
-	al parameters C _L =1	nF				1
	agation delay Ton_Hs	-	250	500	ns	Vs=0V
Low side on propa	agation delay $T_{ON_{LS}}$	-	250	500	ns	
	agation delay T _{OFF_HS}	-	120	200	ns	V _s =0V or 40V
Low side off propa	agation delay T_{OFF_LS}	-	120	200	ns	
Output r	ise time T _r	-	20	30	ns	IO+=1A
Output f	all time T _f	-	12	30	ns	IO-=1A
Dead 1	ime DT	50	130	400	ns	
Matching of high	and low measure-	-	_	80	ns	Ton & Toff for
ment transmi	ssion delay MT			00	115	(HS-LS)
Time sequence						
VCC Power-Up to	LDO Voltage Setup		TBD		110	
Tim	$e T_{LDO_ready}$		עמו		us	
VCC Power-Up to	Gate driver Output			2	me	
Setup Tir	ne T _{sw_ready}			<u> </u>	ms	
Short circuit pro	tection					
Short circuit pro	tection shielding	4.0	2.0			
time	T _{SCP_Blank}	1.2	2.0	2.8	us	
Down tube short	circuit threshold		2.1		V	



Upper tube short circuit threshold		1.9		V	
Over-temperature protection					
Over-temperature protection threshold T _{OTP}	165	175	185	°C	
Over-temperature protection release point $T_{\mbox{\scriptsize OTP_Rel}}$	135	145	155	°C	

OWSI interface

The LKS69231 communicates with the MCU via the OWSI interface (D _ Ctrl pin).The LKS69231 incorporates the following registers to calibrate or set the internal blocks and return status information.

Type/Register Name	Address	Explain
Trim	7'HOD~7'HOO	7' H03 [~] 7' H00: bg_ref trim 7' H06 [~] 7' H04: bg_tc trim 7' H0A [~] 7' H07: iztc trim 7' H0D [~] 7' H0B: osc trim
Ctrl	7'H15~7'H0E	 7' HOE: High and low side short circuit protection cancel bit, default 0, write 1 cancel 7' HOF: Back-EMF sampling ratio selection bit, default 0, ratio 12:1, write 1, ratio 5:1 7' H12[~]7' H10: HS/LS IO+ drive capability selection bit, refer to <u>lot</u> information of Gate driver part in electrical parameters for specific meaning 7' H15[~]7' H13: HS/LS IO- drive capability selection bit, refer to <u>loc</u> information of Gate driver part in electrical parameters for specific meaning
Mux	7'H1C~7'H18	Used for test mode, see DFT documentation for meaning
Status	7'H27 [~] 7'H1D	The default state is 0, and a state of 1 indicates that protection is triggered 7' H1F ⁷ 7' H1D: Short-circuit signal of phase u, V and w low-side power tube, write 1 to clear 7' H22 ⁷ 7' H21: U, V, w phase high side power tube short circuit signal, write 1 to clear 7' H23: otp 7' H24: vcp_ok 7' H25: vm_uvlo 7' H26: vdd_uvlo 7' H27: not_ready_flag, 0 for ready, 1 for not ready

21.2 Recommended Application Diagram

The output pin signal LO1/HO1 of the driver module corresponds to the MCPWM function out-



put of GPIO P0.10/P0.13, LO2/HO2 corresponds to the MCPWM function output of GPIO P0.11/P0.14, and LO3/HO3 corresponds to the MCPWM function output of GPIO P0.12/P0.15.

The MCPWM_SWAP register must be set for the integrated pre-drive chip, otherwise the PWM cannot be output normally. Write 0x67 to such register to write BIT[0] to 1, and write other values to write BIT[0] to 0. When the value of MCPWM_SWAP is 1, it is used to include the pre-drive chip application environment. The sequence is converted within the logic to facilitate the interconnection of the chip and the drive chip. In general applications, only three sets of MCPWM channels are required, so only three sets of sequences are converted.

21.2.1 Gate Drive Module G7




Figure 21-2 Typical Application Diagram of 6N Type Gate Drive Module LKS32MC031KLC6T8B



21.2.2 Gate Drive Module G5




Figure 21-3 Typical Application Diagram of 6N Type Gate Drive Module LKS32MC038KU6Q8B

21.2.3 Gate Drive Module G2




Figure 21-4 Typical Application Diagram of 6N Type Gate Drive Module LKS32MC034D(0)F6Q8








Figure 21-4 Typical Application Diagram of 6N Type Gate Drive Module LKS034FL






Figure 21-5 Typical Application Diagram of 6N Type Gate Drive Module LKS034S

In the figure, only the pins of the gate drive module are retained, x=1, 2, 3, corresponding to 3 groups of MOS gate drive outputs respectively. The application diagram for each group is shown



above.

Each GPIO controlling the LOx of the drive module is a high level '1' corresponding to the LOx output '1'.

The input/output polarity of gate drive module is as follows:

{HIN, LIN}	HO	LO	
00	0	0	Shutdown of upper and lower tubes
01	0	1	Lower tube conduction
10	1	0	Upper tube conduction
11	0	0	The upper and lower tubes are connected simultane- ously, and the hardware is under short-circuit protec-
			tion





Figure 21-6 Schematic Diagram of LKS32MC034D(0)F6Q8/LKS32MC034SF6Q8 Gate Drive Polarity


21.2.6 Gate Drive Module G8

The output pin signal LO1/HO1 of the drive module corresponds to the MCPWM function output of GPIO P0.10/P0.13, LO2/HO2 corresponds to the MCPWM function output of GPIO P0.11/P0.14, and LO3/HO3 corresponds to the mcpwm function output of gpio P0.12/P0.15.

The chip with integrated pre-driver needs to set the MCPWM _ SWAP register, otherwise the PWM cannot be output normally.Writing 0x67 to this register sets BIT [0] to 1. Writing any other value sets BIT [0] to 0.When the value of the MCP WM _ SWAP is 1, it is used for the application environment containing the pre-driver chip.The sequence is converted within the logic to facilitate the interconnection between the chip and the driver chip. In general, only three groups of MCPWM channels are required, so only three groups of sequences are converted.










Figure 21-2 6 N-type gate drive module block diagram

The corresponding relationship between the input and output polarities of the grid drive module is as follows:






Figure 21-3 6 N-Type Gate Drive Polarity Diagram




Figure 20-4 Switching sequence



22 DCDC Converter

LKS32MC034FLNK and LKS32MC034F2LNK include DCDC converter

22.1 Asynchronous Step-down DCDC Converter Parameter


	Table 22	2-1 DCDC C	onverter Par	ameter	
Parameter	Minimum	Typical	Maximum	Unit	Description
		Limit para	meter		
VIN	-0.3		+105.0	V	Relative to the ground
BST	-0.3		+110.0	V	
SW	-1		105	V	
BST-SW	-0.3		5.5	V	
FB	-0.3		5.5	V	
Junction temperature T _J	-40		150	°C	
Storage temperature T _{STG}	-65		150	°C	
	Recomme	ended oper	ating condit	ions	
VIN	5.5		100	V	
Vout	1.2		30	V	
TJ	-40		150	°C	
		ESD			
V	-2		2	kV	Human body model. (HBM), AN-SI-JEDEC-JS-001-201 4 compliant, all pin
Vesd	-1		1	kV	Charging Device Model (CDM) per AN-SI-JEDEC-JS-002-201 4, All Pin
	El	ectrical pa	rameters		
Supply voltage					
VIN	5.5		100	V	
17	4.55	5	5.45	v	V _{IN} rising
V _{UVLO}		420		mV	Hysteresis
T		4.3	8	uA	
Ishdn			10	uA	T _J =-40°C~125°C
I-	30	49	65	uA	no load, non- switching,
I _Q	20		80	uA	T _J =-40°C~125°C
IA		68		uA	V _{OUT} =12V
Power MOSFET					

Table 22-1 DCDC Converter Parameter



Rdson_h	600	975	1700	mΩ	VBOOT-VSW=5V
Reference control voltag	ge				
V	1.17	1.2	1.23	V	Tj=25°C
V_{REF}	1.16		1.24	V	Tj=-40°C~125°C
Soft start	·			· · ·	
Tss		3.5		ms	
Switching frequency					
Fsw	200	270	340	kHz	
Toff_min		250		ns	
Current display and over	rcurrent protec	tion			
T	1.25	1.8	2.5	А	V1N<60V
I_{LIM}	0.95	1.5	2.2	А	Vin≥60V
Thissup		7		SS cy-	
T_hiccup		7		cles	
Protect					
Vovp		120		%	V_{FB}/V_{REF} rising
VOVP		115		%	V_{FB} / V_{REF} falling
V _{UVP}		45		%	V_{FB} / V_{REF} rising
V UVP		40		%	V_{FB} / V_{REF} falling
Tsd		155		°C	T _J rising
I SD		13		°C	Hysteresis





22.2 Internal Functional Block Diagram

Figure 22-1 Internal Functional Block Diagram



23 Special IO Multiplexing

Precautions for LKS03x special IO multiplexing

The SWD protocol consists of two signal lines: SWCLK and SWDIO. The former is a timer signal that, for the chip, is the input state and does not change the input state. The latter is a data signal that switches between an input state and an output state during data transmission for the chip, which defaults to the input state.

LKS03x can realize the function of multiplexing two IOs of SWD into other IOs. IO multiplexed by SWCLK is P1.8, and IO multiplexed by SWDIO is P1.9. The precautions are as follows:

- Multiplexing is disabled by default, and software is needed to write a 0 to SYS_IO_CFG[6] to enable the multiplexing. That is, after the hard reset of the chip is complete, the initial state is for SWD. The two IOs of the SWD have a pull-up inside the chip (the pull-up resistance of the chip is about 10K). When IO functions as SWD, the pull-up is turned on by default and cannot be turned off. When IO functions as GPIO, pull-up can be worked via GPIO1_PUE[8] and GPIO1_PUE[9]. P1.8 and P1.9 are fixed as SWD functions within 30ms of chip power-on reset, the software can write 0 to SYS_IO_CFG[6], but IO function switching takes effect after 30ms. LRC counting was used for 30ms with some deviation due to process reasons.
- When multiplexing is enabled, tools such as KEIL cannot directly access the chip, that is, Debug and erase download are unavailable. There are two options if you need to re-download the program.
- Firstly, it is recommended to use Linko dedicated offline downloader to erase. It is recommended to reserve a certain margin for the time for enabling software multiplexing, for example, approximately 100ms, to ensure that the offline downloader can be erased to prevent deadlock. The amount of margin is to ensure the success rate of offline downloader erasure. The larger the margin, the greater the probability of a successful one-time erase.
- Secondly, there is an exit mechanism inside the program. For example, the change of some other IO level (generally as input) indicates that the external needs to use SWDIO in software reconfiguration and de-multiplexing. At this point, the KEIL function can be restored.

In the packaging of SSOP24, QFN40, and SOP16L, SWDIO, SWCLK may have bonded with other IOs. At this point, it should be noted that other IO action may cause the chip to misinterpret the SWD action.

The considerations for SWCLK multiplexing are as follows:

- Multiplexing is disabled by default, and software is needed to enable the multiplexing. That is, after the hard reset of the chip, the initial state is used for SWCLK, which is pulled up inside the chip (the internal pull-up resistance of the chip is about 10K). Please pay attention if the initial level is required by the application.
- When multiplexing is enabled, tools such as KEIL cannot directly access the chip, that is, Debug and erase download are unavailable. There are two options if you need to re-download the program.



- Firstly, it is recommended to use Linko dedicated offline downloader to erase. It is recommended to reserve a certain margin for the time for enabling software multiplexing, for example, approximately 100ms, to ensure that the offline downloader can be erased to prevent deadlock. The amount of margin is to ensure the success rate of offline downloader erasure. The larger the margin, the greater the probability of a successful one-time erase.
- Second, there is an exit mechanism inside the program. For example, the change of some other IO level (generally as input) indicates that the external needs to use SWCLK in software reconfiguration and de-multiplexing. At this point, the KEIL function can be restored.

If only SWCLK is multiplexed and SWDIO is not multiplexed at this point, please refer to the above precautions.

RSTN signal is used for external reset pins for the LKS05x chip by default.

LKS03x can realize the functions of RSTN multiplexing into other IO. The multiplexed IO is P0.2. The precautions are as follows:

- Multiplexing is disabled by default, and software is needed to write a 1 to SYS_IO_CFG[5] to multiplex RSTN as a normal GPIO. That is, the initial state of the chip is used for RSTN, which is pulled up inside the chip (the internal pull-up resistance of the chip is about 100K). Please pay attention if the initial level is required by the application.
- The default state is RSTN. Program execution can only be started after RSTN is released normally. The application needs to ensure that RSTN has adequate protection, such as peripheral circuit pull-up. If capacitance can be added, it is better.
- When multiplexing is enabled, the RSTN function becomes invalid. If a hard reset of the chip is required, the source can only be powered down/watchdog.
- > RSTN multiplexing does not affect the use of KEIL.



24 Ordering Information

Tray Package:

Package Type	Quantity per disc/tube	Quantity in box	Quantity in case
SOP16/ESOP16L	3000/ disc	6000PCS	48000PCS
SSOP24	4000/ disc	8000PCS	64000PCS
SS0P24	50/ pipe	10000PCS	4000/100000PCS
QFN 8*8	260/ disc	2600PCS	15600PCS
QFN 4*4/5*5/6*6	490/ disc	4900PCS	29400PCS
QFN 3*3	5000/ disc	5000PCS	40000PCS
LQFP48/TQFP48 0707	250/ disc	2500PCS	15000PCS
LQFP64 1010	160/ disc	1600PCS	9600PCS
LQFP100 1414	90/disc	900PCS	5400PCS
TSSOP20/28	4000/ disc	8000PCS	64000PCS

Reel Package:

Daalraga	Tumo	Quantity per	Quantity per	Quantity boxes	Quantity
Package	Туре	disc/tube	box	per case	per case
Braid -13 inches	SOP/ESOP8	4000	8000	8	64000
Braid -13 inches	SOP/ESOP16	3000	6000	8	48000
Braid -13 inches	SSOP24	4000	8000	8	64000
Braid -13 inches	TSSOP20	4000	8000	8	64000
Braid -13 inches	D/QFN3*3	5000	10000	8	80000
Braid -13 inches	D/QFN4*4	5000	10000	8	80000
Braid -13 inches	D/QFN5*5	5000	10000	8	80000
Pipe	SOP16	50	10000	10	100000
Pipe	SOP14/SSOP24	50	10000	10	100000
Pipe	TSSOP24	54	6480	6	38880



25 Version History

TimeVersion No.Description06/11/20252.84Added description for floating voltage parameter of grid module G605/13/20252.83Delete the component parameters in the recommended circuit block diagram in the pre-drive chapter Added a description of the difference between different versions of the DAC range.04/27/20252.81Modify the soldering point position of LKS32MC034F2LF6Q8C04/16/20252.80Add LKS32MC0342FLK608C to the selection table02/27/20252.79LKS32MC03452F6Q8B (C) Pin Distribution Correction01/16/20242.78Add Comparator filp voltage11/12/20242.77Description of Added ADC Saturation Range11/12/20242.75Add 034F2LF6Q8C,034F2LM6Q8C,034FLNK6Q8C,034F2LNK6Q8C09/12/20242.75Add 0342FLK6Q8C09/12/20242.75Add 0342FLK6Q8C09/12/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.71Add description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.67034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.64DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC description descripti			Table 25-1 Document Version History
05/13/20252.83Delete the component parameters in the recommended circuit block diagram in the pre-drive chapter Added a description of the difference between different versions of the DAC range.04/27/20252.81Modify the soldering point position of LKS32MC034F2LF6Q8C04/16/20252.80Add LKS32MC0342FLK608C to the selection table02/27/20252.79LKS32MC034S2F6Q8B (C) Pin Distribution Correction01/16/20242.78Add Comparator flip voltage11/12/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034F2LNK6Q8C,034F2LNK6Q8C Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram07/17/20242.72Increase GPIO High Toggle Threshold07/15/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.64DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC description03/13/20242.64DAC description03/13/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/13/20242.64DAC deversion 4.			*
diagram in the pre-drive chapter Added a description of the difference between different versions of the DAC range.04/27/20252.81Modify the soldering point position of LKS32MC034F2LF6Q8C04/16/20252.80Add LKS32MC0342FLK608C to the selection table02/27/20252.79LKS32MC03452F6Q8B (C) Pin Distribution Correction01/16/20242.78Add Comparator flip voltage11/12/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 03472LF6Q8C,034F2LM6Q8C,034F2LNK6Q8C,034F2LNK6Q8C Add gate drive module C809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/04/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.71Increase GPIO High Toggle Threshold07/05/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 parameter Update, 034S205/29/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC cadded C version 1.2V range instructions03/20/20242.61ESD data update03/20/20242.63Add C version 1.2V range instructions03/13/20242.63Add C version 1.2V range instructions03/13/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version 1.2V range instru			
Added a description of the difference between different versions of the DAC range.04/27/20252.81Modify the soldering point position of LKS32MC034F2LF6Q8C04/16/20252.80Add LKS32MC0342FLK608C to the selection table02/27/20252.79LKS32MC034S2F6Q8B (C) Pin Distribution Correction01/16/20242.78Add Comparator flip voltage11/21/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034FLNK6Q8C,034F2LNK6Q8C, Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module 06/04/202405/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC daded C version 1.2V range instructions03/13/20242.61ESD data update03/13/20242.63Add C version description03/13/20242.64DAC added C version 1.2V range instructions03/13/20242.65Add C version description03/13/20242.66Correct electrical performance parameters of grid dri	05/13/2025	2.83	
Interpretationthe DAC range.04/27/20252.81Modify the soldering point position of LKS32MC034F2LF6Q8C04/16/20252.80Add LKS32MC0342FLK608C to the selection table02/27/20252.79LKS32MC0342FLK608C (D Pin Distribution Correction01/16/20242.78Add Comparator flip voltage11/21/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034F2LMK6Q8C,034F2LMK6Q8C,034F2LMK6Q8C09/12/20242.75Add 0342FLK6Q8CAdd gate drive module G8Add a description of the GND on the belly of the die08/04/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor rection03/20/20242.64DAC daded C version 1.2V range instructions03/13/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor rection03/20/20242.66DAC deded C version 1.2V range instructions03/13/20242.65Add C version 1.2V range instructions <td></td> <td></td> <td></td>			
04/27/20252.81Modify the soldering point position of LKS32MC034F2LF6Q8C04/16/20252.80Add LKS32MC0342FLK608C to the selection table02/27/20252.79LKS32MC034S2F6Q8B (C) Pin Distribution Correction01/16/20242.78Add Comparator flip voltage11/12/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034F2LNK6Q8C,034F2LNK6Q8C09/12/20242.75Add 0342FLK6Q8C09/12/20242.75Add 0342FLK6Q8C08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.71Added escription for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description03/2/2/20242.64DAC added C version 1.2V range instructions03/13/20242.65Add LKS32MC034FLK6Q8C02/2020242.64DAC added C			-
04/16/20252.80Add LKS32MC0342FLK608C to the selection table02/27/20252.79LKS32MC034S2F6Q8B (C) Pin Distribution Correction01/16/20242.78Add Comparator flip voltage11/21/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034FLNK6Q8C,034F2LNK6Q8C Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.66DAC description update, diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.63Add C version 1.2V range instructions03/13/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.64DAC added C version			
02/27/20252.79LKS32MC034S2F6Q8B (C) Pin Distribution Correction01/16/20242.78Add Comparator flip voltage11/21/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034F2LNK6Q8C,034F2LNK6Q8C Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC description03/20/20242.64DAC added C version 1.2V range instructions03/12/20242.63Add C version description03/21/20242.64DAC added C version 1.2V range instructions03/12/20242.63Add C version description02/22/20242.64DAC added C version 1.2V range instructions03/12/20242.63Add C version description02/22/20242.64DAC added C version 1.2V range instructions03/12/20242.65Grid drive module G6 pa	04/27/2025	2.81	Modify the soldering point position of LKS32MC034F2LF6Q8C
01/16/20242.78Add Comparator flip voltage11/21/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034FLNK6Q8C,034F2LNK6Q8C Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.64DAC added C version 1.2V range instructions03/13/20242.61ESD data update01/19/20232.59OPA OFFSET Adds the description, Renewal storage temperature0/2/27/20232.56Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B	04/16/2025	2.80	Add LKS32MC0342FLK608C to the selection table
11/21/20242.77Description of Added ADC Saturation Range11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034FLNK6Q8C,034F2LNK6Q8C Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.62Grid drive module G6 parameter update02/22/20242.64DAC added C version 1.2V range instructions03/13/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.56Add 038LY6Q8B	02/27/2025	2.79	LKS32MC034S2F6Q8B (C) Pin Distribution Correction
11/12/20242.76Add 034F2LF6Q8C,034F2LM6Q8C,034FLNK6Q8C,034F2LNK6Q8C Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.66Correct electrical performance parameters of grid driver module G601/19/20242.60Correct electrical performance parameters of grid driver module G601/19/20242.61ESD data update02/27/20242.62Grid drive module G6 parameter update02/27/20242.65Add C version description02/27/20242.61ESD data update01/19/20242.65OPA OFFSET Adds	01/16/2024	2.78	Add Comparator flip voltage
Add gate drive module G809/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.67034FLK6Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.61ESD data update01/19/20242.65Order trical performance parameters of grid driver module G601/19/20242.65Add C version description02/27/20242.61ESD data update02/20/20242.61ESD data update01/19/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/2	11/21/2024	2.77	Description of Added ADC Saturation Range
09/12/20242.75Add 0342FLK6Q8C Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.65Add C version 1.2V range instructions03/20/20242.61ESD data update02/27/20242.66Correct electrical performance parameters of grid driver module G601/19/20242.60Correct electrical performance parameters of grid driver module G601/19/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G601/19/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.56Add 038LY6Q8B	11/12/2024	2.76	Add 034F2LF6Q8C,034F2LM6Q8C,034FLNK6Q8C,034F2LNK6Q8C
Add a description of the GND on the belly of the die08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.66DAC description 1.2V range instructions03/20/20242.63Add C version 1.2V range instructions03/13/20242.66Grid drive module G6 parameter update02/27/20242.66Grid drive module G6 parameter update02/20/20242.61ESD data update01/19/20242.66Orerect electrical performance parameters of grid driver module G601/19/20242.60Correct electrical performance parameters of grid driver module G601/19/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.56Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B			Add gate drive module G8
08/19/20242.74Add pre-drive internal connection diagram08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.63Add C version 1.2V range instructions03/13/20242.61ESD data update02/27/20242.66Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.57Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B	09/12/2024	2.75	Add 0342FLK6Q8C
08/04/20242.73Order package information updates to confirm package information by package type and package form07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.66DAC description update, QFN40L package dimension A size modified04/10/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.61ESD data update02/27/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.56Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B			Add a description of the GND on the belly of the die
Image: Note of the second se	08/19/2024	2.74	Add pre-drive internal connection diagram
07/17/20242.72Increase GPIO High Toggle Threshold07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter05/29/20242.68Added internal block diagram of gate drive module G6, and updated05/29/20242.68Added internal block diagram of gate drive module G6, and updated05/07/20242.67034FLK6Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software correction03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.61ESD data update02/207/20242.61ESD data update01/19/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.55Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B	08/04/2024	2.73	Order package information updates to confirm package information
07/05/20242.71Added description for gate drive module G507/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.67034FLK Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software correction03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.56Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B			by package type and package form
07/04/20242.70Update the operating temperature of MCU and driver module06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.67034FLK6Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.56Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B	07/17/2024	2.72	Increase GPIO High Toggle Threshold
06/04/20242.69034FLK VEM Pin Description Update, Driver Module G6 Parameter Update, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.67034FLK6Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software correction03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.56Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B	07/05/2024	2.71	Added description for gate drive module G5
IndiaUpdate, 034S205/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.67034FLK6Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software cor- rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.56Add 038LY6Q8B	07/04/2024	2.70	Update the operating temperature of MCU and driver module
05/29/20242.68Added internal block diagram of gate drive module G6, and updated electrical parameters of G605/07/20242.67034FLK6Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software correction03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.56Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B	06/04/2024	2.69	034FLK VEM Pin Description Update, Driver Module G6 Parameter
Image: Constraint of the second sec			Update, 034S2
05/07/20242.67034FLK6Q8C Pin Assignment Diagram Modified04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software correction03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.62Grid drive module G6 parameter update02/20/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.56Add 038LY6Q8B	05/29/2024	2.68	Added internal block diagram of gate drive module G6, and updated
04/10/20242.66DAC description update, QFN40L package dimension A size modified04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software correction03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.62Grid drive module G6 parameter update02/20/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description, Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.56Add 038LY6Q8B7/28/20232.56Add 038LY6Q8B			electrical parameters of G6
04/01/20242.65Add LKS32MC034FLK6Q8C, DAC adds description of software correction03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.62Grid drive module G6 parameter update02/20/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.57Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B	05/07/2024	2.67	034FLK6Q8C Pin Assignment Diagram Modified
rection03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.62Grid drive module G6 parameter update02/20/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.57Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B	04/10/2024	2.66	DAC description update, QFN40L package dimension A size modified
03/20/20242.64DAC added C version 1.2V range instructions03/13/20242.63Add C version description02/27/20242.62Grid drive module G6 parameter update02/20/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.57Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B	04/01/2024	2.65	Add LKS32MC034FLK6Q8C, DAC adds description of software cor-
03/13/20242.63Add C version description02/27/20242.62Grid drive module G6 parameter update02/20/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.57Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B			rection
02/27/2024 2.62 Grid drive module G6 parameter update 02/20/2024 2.61 ESD data update 01/19/2024 2.60 Correct electrical performance parameters of grid driver module G6 11/09/2023 2.59 OPA OFFSET Adds the description,Renewal storage temperature 9/25/2023 2.58 Modified Pin temperature 7/24/2023 2.57 Add 034S2F6Q8B 7/28/2023 2.56 Add 038LY6Q8B	03/20/2024	2.64	DAC added C version 1.2V range instructions
02/20/20242.61ESD data update01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.57Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B	03/13/2024	2.63	Add C version description
01/19/20242.60Correct electrical performance parameters of grid driver module G611/09/20232.59OPA OFFSET Adds the description,Renewal storage temperature9/25/20232.58Modified Pin temperature7/24/20232.57Add 034S2F6Q8B7/28/20232.56Add 038LY6Q8B	02/27/2024	2.62	Grid drive module G6 parameter update
11/09/2023 2.59 OPA OFFSET Adds the description,Renewal storage temperature 9/25/2023 2.58 Modified Pin temperature 7/24/2023 2.57 Add 034S2F6Q8B 7/28/2023 2.56 Add 038LY6Q8B	02/20/2024	2.61	ESD data update
11/09/2023 2.59 OPA OFFSET Adds the description,Renewal storage temperature 9/25/2023 2.58 Modified Pin temperature 7/24/2023 2.57 Add 034S2F6Q8B 7/28/2023 2.56 Add 038LY6Q8B			
9/25/2023 2.58 Modified Pin temperature 7/24/2023 2.57 Add 034S2F6Q8B 7/28/2023 2.56 Add 038LY6Q8B			
7/24/2023 2.57 Add 034S2F6Q8B 7/28/2023 2.56 Add 038LY6Q8B			
7/28/2023 2.56 Add 038LY6Q8B			
//20/2023 = 2.55 = A00 DAU 1.2V range	7/26/2023	2.55	Add DAC 1.2V range

Table 25-1 Document Version History



7/21/2022	254			
7/21/2023	2.54	Added 034FL EN pin supplementary description		
7/12/2023	2.53	Add the 034FL pin specification		
7/6/2023	2.52	Revise the 034FL Pre-drive power supply range		
7/5/2023	2.51	Add 038K		
6/4/2023	2.5	Add 034FL		
4/11/2023	2.49	Modify package name		
4/3/2023	2.48	Add CIN detection input filter time		
3/24/2023	2.47	Update QFN40(034D/034D0/034S) package dimensions		
3/16/2023	2.46	Revise bits of data of UART		
1/30/2023	2.45	Revise the description of pins 10 and 35 of 031KL		
1/12/2023	2.44	Add characteristic of common mode voltage		
1/9/2023	2.43	Add ordering information		
12/30/2022	2.42	Revise the 031KL Pin Assignment Diagram		
12/29/2022	2.41	Revise the description of the 31st pin of 031KL		
12/18/2022	2.4	Add 031KL		
12/12/2022	2.36	Revise 5V LDO output characteristic curve		
11/28/2022	2.35	Update the LRC clock frequency		
11/21/2022	2.34	Update device selection table		
11/12/2022	2.33	Update the LRC clock frequency and full temperature error range		
11/7/2022	2.32	Add connection resistance between IO and internal analog circuit		
10/28/2022	2.31	Add instructions for reading SYS_AFE_INFO to view chip version		
10/25/2022	2.3	Revise name of version A/B		
10/24/2022	2.2	Revise power supply and add 039D/039PL5/039PL3		
10/12/2022	2.14	Add description of MCPWM_SWAP register		
9/23/2022	2.13	Revise DateCode format		
9/21/2022	2.12	Revise 034D0 Pin 8 description		
9/16/2022	2.11	034S has LDO inside.		
9/6/2022	2.1	Add instructions of version A/B		
8/11/2022	2.0	Split 3P3N, 6N and MCU model DS		
7/27/2022	1.91	Add 034S		
772772022	1.71	Rollback ADC_CH6/7 pin position revision, the second revision time		
7/21/2022	1.9	is tentatively scheduled for 2022.10		
		Adjust ADC_CH6/7 Pin location, correct pin multiplexing table. DAC		
6/2/2022	1.8	range is changed from 3.0V to 4.8V		
3/8/2022	1.7	Add 034D		
2/28/2022	1.7	Add 037Q		
2/20/2022	1.0	Revise ADC channel number and CMP channel number, remove		
2/22/2022	1.5			
		ADC_CH8 in pin function Pavise P0.4, P0.6 Comparator 0 positive input number: Add P0.8 for		
1/24/2022	1.4	Revise P0.4, P0.6 Comparator 0 positive input number; Add P0.8 for 033		
11 /0 /2021	1.3			
11/9/2021		Add 038		
11/3/2021	1.2	Add 033, 037F		
9/7/2021	1.1	Revised description for VCC power section		



9/2/2021	1.0	Initial version



Disclaimer

LKS and LKO are registered trademarks of Linko.

Linko tries its best to ensure the accuracy and reliability of this document, but reserves the right to change, correct, enhance, modify the product and/or document at any time without prior notice. Users can obtain the latest information before placing an order.

Customers should select the appropriate Linko product for their application needs and design, validate and test your application in detail to ensure that it meets the appropriate standards and any safety, security or other requirements. The customer is solely responsible for this.

Linko hereby acknowledges that no intellectual property licenses, express or implied, are granted to Linko or to third parties.

Resale of Linko products on terms other than those set forth herein shall void any warranty warranties made by Linko for such products.

Prohibited for military use or life care and maintenance systems.

For earlier versions, please refer to this document.

