

Linko Semiconductor Co., Ltd. 南京凌鸥创芯电子有限公司

Features

 $\circ~~48 MHz$ 32-bit Cortex-M0 core, hardware division coprocessor

 \circ $\,$ low-power sleep mode, MCU sleep power consumption is 30uA

 $\circ\ -40\text{-}105^\circ\!\text{C}$ industrial-grade operating temperature range

 \circ $\,$ Super antistatic and anti-group pulse capability

Storage

• Three specifications including 16kB flash/16kB flash+16kB ROM/32kB flash, with a flash anti-stealing feature

 \circ 4kB RAM

Timer

 $\circ~$ Built-in 4MHz high-precision RC timer, with a full temperature range accuracy of $\pm 1\%$

• Built-in 64kHz low-speed timer for use in low-power mode

o Internal PLL providing up to a 48MHz timer

Peripherals

- One UART
- o One SPI
- \circ One IIC

• General-purpose 16-/32-bit timer, supporting capture and edge-aligned PWM

 Dedicated PWM module for motor control, supporting 6 PWM outputs, independent dead zone control

• Dedicated interface for Hall signals, supporting speed measurement and debounce

- o 4-channel DMA
- Hardware watchdog
- Supports up to 25 GPIOs

Analog Module

• Integrated one 12-bit SAR ADC, 1Msps sampling and conversion rate, 11 channels in total

 $\circ~$ Integrated 2 OPA, settable for a differential PGA mode

LKS32MC03x with built-in 3P3N Gate Driver

32bit Compact MCU for Motor Control

• Integrated two comparators

• Integrated 8-bit DAC digital-to-analog converter as an internal comparator input

 $\circ~$ Built-in 1.2V voltage reference with an accuracy of 0.5%

 $\circ~$ Built-in 1 low-power LDO and power monitoring circuit

Integrated high-precision, low-temperature drift high-frequency RC timer

Key Strengths

♦ The internal integration of 2 high-speed operational amplifiers can meet the different requirements of single-resistor/dual-resistance current sampling topology;

♦ The input port of the operational amplifier integrates a voltage clamp protection circuit, and only two external current-limiting resistors are needed to achieve direct current sampling of the MOSFET internal resistance;

♦ ADC module variable gain technology can work with high-speed operational amplifiers to handle a wider dynamic range of current and take into account the sampling accuracy of small current and large current;

♦ Integrated two-way comparator;

♦ Strong ESD and anti-interference ability, stable and reliable;

 \diamond supply to ensure the versatility of system power supply.

♦ Supports IEC/UL60730 functional safety certification

Application Scenarios

Applicable to control systems such as BLDC/ Sensorless BLDC/ FOC/Sensorless FOC and stepping motors, permanent magnet synchronous motors, asynchronous motors, digital power source etc.



1 Overview

1.1 Function Description

The LKS32MC03x_3P3N series are 32-bit core compact MCU intended for motor control applications that integrates all the modules required for common motor control systems. tha t integrate three pairs of P-N MOSFET driver modules and can drive 3 pairs of P-N MOSFET s directly. Some models have integrated PN-MOS.

• Performance

- ➢ 48MHz 32-bit Cortex-M0 core
- Low-power sleep mode
- > Integrated three-phase full-bridge bootstrapping gate drive modules
- Industrial-grade operating temperature range
- > Super antistatic and anti-group pulse capability

• Memory

- > 32 kB Flash with encryption, a 128-bit chip unique identifier
- ➢ 4kB RAM
- Operating Range
 - ➢ Operating temperature: -40∼105°C
- Timer
 - Built-in 4MHz high-precision RC timer, with an accuracy within ±1% in a range of -40~105°C
 - > Built-in 64kHz low-speed timer for use in low-power mode
 - Internal PLL providing up to a 48MHz timer

• Peripheral Module

- One UART
- > One SPI for master-slave mode
- > One IIC for master-slave mode
- > One general-purpose 16-bit timer, supporting capture and edge-aligned PWM functions
- > One general-purpose 32-bit timer, supporting capture and edge-aligned PWM functions;
- Dedicated PWM module for motor control, supporting 8 PWM outputs, independent dead zone control
- > Dedicated interface for Hall signals, supporting speed measurement and debounce functions
- Hardware watchdog
- 25 GPIOs. Eight GPIOs can be used as wake-up sources for the system. 17 GPIOs can be used as external interrupt source inputs



• Analog Module

- > Integrated one 12-bit SAR ADC, 1.2Msps sampling and conversion rate, 11 channels in total
- > Integrated a 2-channel operational amplifier, settable for a differential PGA mode
- Integrated two comparators
- > Integrated 8-bit DAC digital-to-analog converter
- Built-in ±2°C temperature sensor
- ▶ Built-in 1.2V voltage reference with an accuracy of 0.5%
- > Built-in 1 low-power LDO and power monitoring circuit
- > Integrated high-precision, low-temperature drift high-frequency RC timer

• Packaging:

Table 1-1 Summary of LKS32MC03x Package Models

Model	Package Type
LKS32MC031KLC6T8	LQFP48
LKS32MC033H6P8	TSSOP20
LKS32MC033H6Q8	QFN20
LKS32MC034DF6Q8	QFN40
LKS32MC034D0F6Q8	QFN40
LKS32MC035DL6S8	SOP16
LKS32MC035EL6S8	ESOP16
LKS32MC037M6S8	SSOP24
LKS32MC037EM6S8	SSOP24
LKS32MC037FM6S8	SSOP24
LKS32MC037QM6Q8	QFN24
LKS32MC038Y6P8	TSSOP28
LKS32MC039DK6Q8B	QFN32
LKS32MC039PL5K6Q8B	QFN32
LKS32MC039PL3K6Q8B	QFN32

1.2 Key Strengths

- > High reliability, high integration, small volume of final product, saving BOM costs.
- Internally integrated 2-channel high-speed operational amplifier and two comparators to meet the different requirements of single-resistor/dual-resistor current sampling topologies;
- Internal high-speed operational amplifier integrating high-voltage protection circuits, allowing the high-level common-mode signal to be directly input into the chip, and realizing the direct current sampling mode of MOSFET resistance with the simplest circuit topology;
- The application of patented technology enables the ADC and high-speed operational amplifier to match best, which can handle a wider current dynamic range, while taking into account the sampling accuracy of high-speed small current and low-speed large current;
- > The overall control circuit is simple and efficient, with stronger anti-interference ability,



more stable and reliable;

Integrated three-phase full-bridge bootstrapping gate drive modules; LKS32MC039PL5 K6Q8B/ LKS32MC039PL3K6Q8B integrates a three-phase full bridge circuit compose d of three pairs of MOS;

Applicable to control systems such as inductive BLDC/non-inductive BLDC/inductive FOC/ non-inductive FOC and stepping motors, permanent magnet synchronous motors, asynchronous motors, etc.;




1.3 Naming Conventions


Device series	
LKS32	= 32bit MCU
Product type	
МС	= Motor Control Applications
АТ	= Automobile Applications
Device sub fai	nily
031KL	= 1 ADC, 2 PGA, 6N Driver, 5V LDO
033	= 1 ADC, 2 PGA
034D	= 1 ADC, 2 PGA, 6N Driver
034D0	= 1 ADC, 2 PGA, 6N Driver, 5V LDO
034S	= 1 ADC, 2 PGA, 6N Driver, 5V LDO, DBOOT
035D,035E	= 1 ADC, 1 PGA, 3P3N Driver, 5V LDO
033,037,038	= 1 ADC, 2 PGA
	= 1 ADC, 2 PGA, 3P3N Driver, 5V LDO
039PL5	= 1 ADC, 2 PGA, MOS, 5V LDO
039PL3	= 1 ADC, 2 PGA, MOS, 3.3V LDO
Pin count	
L	= 16 pins
Н	= 20 pins
М	= 24 pins
Y	= 28 pins
К	= 32 pins
F	= 40 pins
С	= 48 pins
N	= 52 pins
R	= 64 pins
V Z	=100 pins =144 pins
Code size	
4	= 16Kbyte Flash Memory
6	= 32Kbyte Flash Memory
8	= 64Kbyte Flash Memory
В	=128Kbyte Flash Memory
С	=256Kbyte Flash Memory
D	=384Kbyte Flash Memory
Е	=512Kbyte Flash Memory
Package	
P	= TSSOP
Т	= TQFP/LQFP
Q S	= QFN = SSOP
5 Н	= BGA
Temperature	-
6	$= -40 \sim 85^{\circ}$
8 9	$= -40 \sim 105^{\circ}$ = $-40 \sim 125^{\circ}$

Figure 1-1 LKS32MC03x Device Naming Conventions



1.4 System Resources







1.5 FOC System




Figure 1-3 Simplified Schematic Diagram of the LKS32MC03x Vector Sinusoidal Control System



6

2 Device Selection Table

	Frequency (MHz)	Flash (kB)	RAM (kB)	ADC ch.	DAC	Comparator	Comparator ch.	OPA	HALL	IdS	IIC	UART	Temp. Sensor	ТТА	Gate driver	Gate Driver current (A)	Pre-drive supply (V)	Gate floating voltage (V)	Others	Package
LKS32MC031KLC6T8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+0.2/-0.35	13-20	600	5V LDO	LQFP48L 0707
LKS32MC031KLC6T8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+0.2/-0.35	13-20	600	5V LDO	LQFP48L 0707
LKS32MC031PC6Q8C*	48	32	4	9	8BITx1	2	6	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	DFN5.0*6.0 48L
LKS32MC032LK6T8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes						LQFP32
LKS32MC033H6P8	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6P8B	48	32	4	7	8BITx1	2	5	2	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6P8C	48	32	4	7	8BITx1	2	5	2	3	1	1	1	Yes	Yes						TSSOP20L
LKS32MC033H6Q8	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC033H6Q8B	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC033H6Q8C	48	32	4	7	8BITx1	2	5	1	3	1	1	1	Yes	Yes						QFN3*3 20L-0.75
LKS32MC034DF6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034DF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034DF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200		QFN5*5 40L-0.75
LKS32MC034D0F6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034D0F6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034D0F6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1	7-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034SF6Q8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034SF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75

Table 2-1 LKS03x Series Device Selection Table



LKS32MC034SF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034S2F6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034S2F6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLF6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLF6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN5*5 40L-0.75
LKS32MC034FLK6Q8C	48	32	4	7	8BITx1	2	8	2	3	1	1	1	Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN4*4 32L-0.75
LKS32MC034F2LF6Q8C	48	32	4	8	8BITx1	2	7	2	3	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN5*5 40L-0.75
LKS32MC034F2LM6Q8C	48	32	4	5	8BITx1	2	3	2	2	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN4*4 24L-0.75
LKS32MC034FLNK6Q8C	48	32	4	5	8BITx1	2							Yes	Yes	6N	+1/-1.2	4.5-20	200	5V LDO	QFN4*4 32L-0.75
LKS32MC034F2LNK6Q8C	48	32	4	5	8BITx1	2	4	2	3	0	1	1	Yes	Yes	6N	+1/-1	-0.3-48	90	5V LDO	QFN4*4 32L-0.75
LKS32MC035DL6S8	48	32	4	6	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035DL6S8B	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035DL6S8C	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SOP16L
LKS32MC035EL6S8B	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SOP16L
LKS32MC035EL6S8C	48	32	4	5	8BITx1	2	4	1	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SOP16L
LKS32MC037M6S8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037M6S8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037M6S8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes						SSOP24L
LKS32MC037EM6S8	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037EM6S8B	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037EM6S8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	SSOP24L
LKS32MC037FM6S8B	48	32	4	8	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SSOP24L
LKS32MC037FM6S8C	48	32	4	8	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28		5V LDO	SSOP24L
LKS32MC037LM6S8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					5V LDO	SSOP24L
LKS32MC037LM6S8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					5V LDO	SSOP24L
LKS32MC037QM6Q8	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28		5V LDO	QFN4*4 24L-0.75
-																				



LKS32MC037QM6Q8B	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 24L-0.75
LKS32MC037QM6Q8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 24L-0.75
LKS32MC037Q2M6Q8C	48	32	4	9	8BITx1	2	7	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	5.7-28	5V LDO	QFN4*4 24L-0.75
LKS32MC038Y6P8	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038Y6P8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038Y6P8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes					TSSOP28L
LKS32MC038LY6P8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	TSSOP28L
LKS32MC038LY6P8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	TSSOP28L
LKS32MC038LY6Q8B	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN4x4 28L-0.75
LKS32MC038LY6Q8C	48	32	4	10	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN4x4 28L-0.75
LKS32MC039DK6Q8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 32L-0.75
LKS32MC039DK6Q8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes	3P3N	+0.05/-0.3	7.5-28	5V LDO	QFN4*4 32L-0.75
LKS32MC039PL5K6Q8B*	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN5*5 32L-0.75
LKS32MC039PL5K6Q8C*	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				5V LDO	QFN5*5 32L-0.75
LKS32MC039PL3K6Q8B	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				3.3V LDO	QFN4*4 32L-0.75
LKS32MC039PL3K6Q8C	48	32	4	9	8BITx1	2	8	2	3	1	1	1	Yes	Yes				3.3V LDO	QFN4*4 32L-0.75

* LKS32MC039PL5K6Q8B/LKS32MC039PL3K6Q8B integrate a three-phase full bridge circuit composed of three pairs of MOS.



3 Pin Assignment

3.1 Pin Assignment Diagram

3.1.1 Special Notes

PU is short for pull-up. The PU pin in the following pin diagrams is designed with an internal pull-up resistor to the AVDD.

The RSTN pin is equipped with an internal $100k\Omega$ pull-up resistor that is fixed to turn on the pull-up, which can be turned off when the RSTN function is switched to the GPIO function

The SWDIO/SWCLK comes with an internal $10k\Omega$ pull-up resistor that is fixed to turn on the pull-up, which can be turned off when the SWD function is switched to the GPIO function

The remaining PU pins have an internal $10 k \Omega$ pull-up resistor that can be turned on or off by software control.

EXTI is external interrupt or GPIO interrupt input pin.

WK is short for wake-up, is external wake-up source.

UARTx_TX(RX): UART supports an interchange between the TX and RX. When the second function of GPIO is selected as UART and GPIO_PIE i.e. input is enabled, it can be used as UART_RX; When GPIO_POE is enabled, it can be used as UART_TX. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

SPI_DI(DO): The DI and DO of SPI can be interchanged. When the second function of GPIO is SPI, and GPIO_PIE i.e. input is enabled, it can be used as SPI_DI; when GPIO_POE i.e. output is enabled, it can be used as SPI_DO. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

3.1.2 Version Difference

There are two versions for each package. The major difference is the pin location of ADC_CH6/ ADC_CH7. For details, please refer to the table below.

C version is recommended for new design.

	A Version	B/C Version						
DAC out	tput range 0~3V	B Version: DAC output range0~3V/4.8V C Version: DAC output range0~1.2V/3V/4.8V						
	CLKO		CLKO					
	MCPWM_CH0P		MCPWM_CH0P					
P0_9	UART0_RXD	P0_9	UART0_RXD					
	SPI_DO		SPI_DO					
	SDA		SDA					

Table 3-1 Version Comparison



	TIM0_CH1		TIM0_CH1
	ADC_TRIGGER		ADC_TRIGGER
	CMP0_IN	1	CMP0_IN
	PU		РИ
	EXTI7		EXTI7
			ADC_CH6
	WK3		WK3
	CLKO	P0_10	CLKO
	MCPWM_CH0P		MCPWM_CH0P
DO 10	TIM0_CH0		TIM0_CH0
P0_10	TIM1_CH0		TIM1_CH0
	ADC_CH6		
	WK4		WK4
	MCPWM_CH2N		MCPWM_CH2N
DO 15	TIM1_CH0	P0_15	TIM1_CH0
P0_15	ADC_CH7		
	EXTI9		EXTI9
	CMP1_OUT		CMP1_OUT
	HALL_IN1		HALL_IN1
	MCPWM_CH2N		MCPWM_CH2N
	UART0_TXD		UART0_TXD
P1_6	TIM0_CH1	P1_6	TIM0_CH1
F1_0	ADC_TRIGGER	P1_0	ADC_TRIGGER
			ADC_CH7
	CMP1_IP2		CMP1_IP2
	PU		PU
	EXTI12		EXTI12
	SPI_DI		SPI_DI
	SCL		SCL
	TIM1_CH1		TIM1_CH1
	OPA1_IN		OPA1_IN
P1_5		P1_5	ADC_CH8
	CMP1_IP0	1	CMP1_IP0
	PU	1	PU
	EXTI11	1	EXTI11
	WK5	1	WK5
L			

In A Version, the chip doesn't have ADC_CH8 pin. In B Version, users who don't need OPA1, could use ADC_CH8 by setting SYS_OPA_SEL=0.

By reading SYS_ AFE_ INFO.Version can view the chip version. 1 represents version A and 2 represents version B and 3 represents version C.



3.1.3 LKS32MC031PC6Q8C




Figure 3-1 LKS32MC031PC6Q8BC Pin Assignment Diagram






Figure 3-2 Schematic diagram of the LKS32MC031KLC6T8B(C) gate driver connection

0-U	U	Bottom U-phase output terminal connected with pin U
0-V	V	Bottom V-phase output terminal connected with pin V
0-W	W	Bottom W-phase output terminal connected with pin W
0 CND		Bottom chip ground. It is strongly recommended that multiple ground pins be
0-GND	GND	grounded uniformly on the PCB.
1	Р	MOS Power Input
2	Р	MOS Power Input
3	V	output for V phase
4	VN	V-phase lower arm N-mos source terminal
5	VN	V-phase lower arm N-mos source terminal
6	VN	V-phase lower arm N-mos source terminal
7	WN	W-phase lower arm N-mos source terminal
8	WN	W-phase lower arm N-mos source terminal
9	WN	W-phase lower arm N-mos source terminal
10	W	output for W phase
11	W	output for W phase

Table 3-2 LKS32MC035DL6S8 Pin Description



12	W	output for W phase
13	Р	MOS Power Input
14	Р	MOS Power Input
15	Р	MOS Power Input
	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	QEP1_CH0	
	QEP1_CH0	
	OPA1_IP	OPA1 positive input
16	P1_4	P1.4
16	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	QEP0_CH1	
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	P1_2	P1.2
	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
17	TIM1_CH1	Timer1 channel1
	QEP1_CH1	
	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
18	P1_1	P1.1
10	OPA0_IP	OPA0 positive input
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
19	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	QEP1_CH0	
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
20	GND	Ground



	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	 MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UARTO transmit(receive)
	TIM0_CH1	Timer0 channel1
	QEP0_CH1	
	QEP0_CH1	
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
21	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	QEP0_CH0	
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
22	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	QEP1_CH1	
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
23	LDO15	1.5V LDO output
	DAC_OUT	DAC output
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
		AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be



		100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	P0_1	P0.1
24	SPI_CS	SPI chip select
21	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
	TIM1_CH0	Timer1 channel0
25	QEP1_CH0	
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UARTO transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
26	TIM0_CH0	Timer0 channel0
	QEP0_CH0	
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
27	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
28	SDA	I2C data
20	TIM1_CH1	Timer1 channel1
	QEP1_CH1	
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
29	TIM0_CH1	Timer0 channel1
27	QEP0_CH1	
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software



	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
30	SDA	I2C data
50	TIM0_CH1	Timer0 channel1
	QEP0_CH1	
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
31	AVDD	Power supply, 2.2~5.5V
51	LD015	1.5V LDO output
32	GND	Ground
33	VCCLDO	5V LDO power input
34	VCC	Gate-drive power input
35	U	output for U phase
36	U	output for U phase
37	U	output for U phase
38	Р	MOS Power Input
39	Р	MOS Power Input
40	Р	MOS Power Input
41	NC	Not connected
42	UN	U-phase lower arm N-mos drain terminal
43	UN	U-phase lower arm N-mos drain terminal
44	UN	U-phase lower arm N-mos drain terminal
45	V	output for V phase
46	V	output for V phase
47	V	output for V phase
48	Р	MOS Power Input



3.1.4 LKS32MC035DL6S8




Figure 3-3 LKS32MC035DL6S8 Pin Assignment Diagram




Figure 3-4 Schematic diagram of the LKS32MC035DL6S8 gate driver connection

Table 3-3 LKS32MC035DL6S8 Pin Description



	P0_8	P0.8
2	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
3	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
		For 035D, this pin is power supply. If VCC is higher than 20V, the AVDD pin is powered by
		the LDO5V output of the chip. It is recommended to add a shunt resistance of 1k-2k ohm
4	VCC	between the VCC and AVDD. Refer to Chapter 7 for specific resistance calculations.
		There must be a decoupling capacitor higher than or equal to 1uF between the VCC pin and
		the ground.
5	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that of
		P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
6	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
		P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.




7	H02	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
		Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
8	L02	P0.11, i.e. when $P0.11 = 1$, $LO2 = 1$. You need to set MCPWM_SWAP = 1.
9		Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that of
	Н03	P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
		Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
10	L03	P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
11	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
10	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
12	EXTI10	External GPIO interrupt input signal 10
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_8	P1.8
	SWCLK	SWD Clock
10		
13	HALL_IN2	Hall interface input 2




	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
14	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
15	SPI_DI	SPI data input(output)
	RST_n	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10 k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_3	P0.3
	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
16	GND	Ground



3.1.5 LKS32MC035DL6S8B/ LKS32MC035DL6S8C








Figure 3-6 Schematic diagram of the LKS32MC035DL6S8B(C) gate driver connection

Table 3-4 LKS32MC035DL6S8B(C) Pin Description



		is recommended.
-	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	 MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
2	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
-	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
3	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
		For 035D, this pin is power supply. If VCC is higher than 20V, the AVDD pin is powered by
		the LDO5V output of the chip. It is recommended to add a shunt resistance of 1k-2k ohm
4	VCC	between the VCC and AVDD. Refer to Chapter 7 for specific resistance calculations.
		There must be a decoupling capacitor higher than or equal to 1uF between the VCC pin and
		the ground.
5	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that of
5		P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
6	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of



		P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
7	H02	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that of
	1102	P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
8	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
	102	P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
9	Н03	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that of
	1105	P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
10	105	P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
11	ADC_CH8	ADC channel 8
11	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
10	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
12	EXTI10	External GPIO interrupt input signal 10
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
13	P1_8	P1.8
	SWCLK	SWD Clock



	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
14	SDA	I2C data
14	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LDO15	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
15	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
		P0.3
	P0_3	Timer1 channel0
	TIM1_CH0	
10	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
16	GND	Ground



3.1.6 LKS32MC035EL6S8B/ LKS32MC035EL6S8C




Figure 3-7 LKS32MC035EL6S8B(C) Pin Assignment Diagram





Figure 3-8 Schematic diagram of the LKS32MC035EL6S8B(C) gate driver connection

Table 3-5 LKS32MC035EL6S8B(C) Pin Description



2	GND	Ground
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
3	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
4	VCC	Gate driver power supply
5	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as
5		that of P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
6	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that
0		of P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
7	H02	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as
		that of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
8	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that



		of P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
9	Н03	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as
		that of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
10		Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that
	L03	of P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
11	P1_1	P1.1
11	OPA0_IP	OPA0 positive input
	P1_2	P1.2
	OPA0_IN	OPA0 negative input
	P1_5	Р1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
12	TIM1_CH1	Timer1 channel1
12	ADC_CH8	ADC channel 8
	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
10	CMP1_OUT	Comparator 1 output
13	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
14	SCL	I2C clock
14	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6



	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UARTO_RXD	UARTO receive(transmit)
-	SDA	I2C data
15	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
-	PU	
-	-	Built-in 10kΩ Pull-up resistor which could be turn-off by software
_	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
Ļ	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
L	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
16	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and
		AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be
		100nF. The built-in 10k Ω pull-up resistor could be turned-off by software.
-	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
-	EXTI1	External GPIO interrupt input signal 1
-	WK1	External wake-up signal 1
F	P0_3	P0.3
F	TIM1_CH0	Timer1 channel0
F	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1



3.1.7 LKS32MC037EM6S8






Figure 3-9 LKS32MC037EM6S8 Pin Assignment Diagram







MCU low voltage power supply, should be 2.5-5.5V. In applications with tion conditions, it can be directly connected to the 5V LDO pin of the chi	
tion conditions, it can be directly connected to the 5V LDO pin of the chi	
1 AVDD	p. Connect this pin
to an external 5V power supply if you are considering reducing the system	em power con-
sumption using a 5V power supply generated by an external DCDC or ch	arge pump.
P0_4 P0.4	
HALL_IN0 Hall interface input 0	
MCPWM_CH1N PWM channel 1 low-side	
UART0_RXD UART0 receive(transmit)	
SPI_CS SPI chip select	
2 SCL I2C clock	
TIM1_CH0 Timer1 channel0	
ADC_TRIGGER ADC trigger for debug	
ADC_CH1 ADC channel 1	
CMP0_IP2 Comparator0 positive input2	
PU Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software	
EXTI2 External GPIO interrupt input signal 2	



	P0_5	P0.5
3	HALL_IN1	Hall interface input 1
	– MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	 SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
4	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
5	WK2	External wake-up signal 2
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
6	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock



	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	LATIS	5V LDO output. It is recommended to connect an external 1uF decoupling capacitor, as
7	LDO5V	close as possible to the LDO5V pin.
	VCC	This pin is power supply. If VCC is higher than 20V, the AVDD pin is powered by the LDO5V
		output of the chip. It is recommended to add a shunt resistance of 1k-2k ohm between the
8		VCC and AVDD. Refer to Chapter 7 for specific resistance calculations.
		There must be a decoupling capacitor higher than or equal to 1uF between the VCC pin and
		the ground.
		Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that of
9	H01	P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
10		Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
10	L01	P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
		Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that of
11	H02	P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
10	LO2	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
12		P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
13	НОЗ	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that of
15		P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
14	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
14		P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
15	GND	Ground
16	P1_1	P1.1
10	OPA0_IP	OPA0 positive input
17	P1_2	P1.2
17	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
18	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
19	SPI_CS	SPI chip select
19	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
20	P1_4	P1.4



	CMP1_OUT	Comparator 1 output
	 MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	 MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
21	EXTI12	External GPIO interrupt input signal 12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
İ	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
22	SCL	I2C clock
22	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
23	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side



	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
24	WK0	External wake-up signal 0
24	P0_2	P0.2
	SPI_DI	SPI data input(output)
	RST_n	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
		ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1



3.1.8 LKS32MC037EM6S8B/ LKS32MC037EM6S8C





Figure 3-11 LKS32MC037EM6S8B(C) Pin Assignment Diagram








Table 3-7 LKS32MC037EM6S8B(C) Pin Description

<i>w</i> voltage power supply, should be 2.5-5.5V. In applications with good heat dissipa-
Section of the sectio
ditions, it can be directly connected to the 5V LDO pin of the chip. Connect this pin
ternal 5V power supply if you are considering reducing the system power con-
on using a 5V power supply generated by an external DCDC or charge pump.
erface input 0
nannel 1 low-side
receive(transmit)
select
k
channel0
gger for debug
annel 1
rator0 positive input2
$10 \mathrm{k}\Omega$ Pull-up resistor which could be turn-off by software
l GPIO interrupt input signal 2



	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UARTO transmit(receive)
	SDA	I2C data
3	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
4	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
5	WK2	External wake-up signal 2
Э	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
6	P0_7	P0.7
Ŭ	UART0_TXD	UART0 transmit(receive)



	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
_		5V LDO output. It is recommended to connect an external 1uF decoupling capacitor, as
7	LDO5V	close as possible to the LDO5V pin.
		This pin is power supply. If VCC is higher than 20V, the AVDD pin is powered by the LDO5V
		output of the chip. It is recommended to add a shunt resistance of 1k-2k ohm between the
8	VCC	VCC and AVDD. Refer to Chapter 7 for specific resistance calculations.
		There must be a decoupling capacitor higher than or equal to 1uF between the VCC pin and
		the ground.
9	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that of
9	HUI	P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
10	1.01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
10	L01	P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
11	1102	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that of
11	H02	P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
12	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
12	LOZ	P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
13	НО3	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that of
15		P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
14	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
14	L03	P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
15	GND	Ground
16	P1_1	P1.1
10	OPA0_IP	OPA0 positive input
17	P1_2	P1.2
17	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
18	ADC_CH8	ADC channel 8
10	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
19	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0



	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
20	TIM0_CH1	Timer0 channel1
	 CMP1_IN	Comparator1 negative input
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
21	EXTI12	External GPIO interrupt input signal 12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
22	SCL	I2C clock
22	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
23	P1_9	P1.9



	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
24	WK0	External wake-up signal 0
24	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	DCT n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
	RST_n	on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1



3.1.9 LKS32MC037FM6S8B/ LKS32MC037FM6S8C




Figure 3-13 LKS32MC037FM6S8B(C) Pin Assignment Diagram






Figure 3-14 Schematic diagram of the LKS32MC037FM6S8B(C) gate driver connection

	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
1	SDA	I2C data
1	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
2	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LDO15	1.5V LDO output

Table 3-8 LKS32MC037FM6S8B(C) Pin Description



	DAC_OUT	DAC output
	EXTIO	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
	RST_n	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF. The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
3	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
4	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
5	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_9	P0.9
6	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side



	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
-	TIM0_CH1	Timer0 channel1
7	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
0		5V LDO power supply, 7-20 V, with an output current limit of < 80mA. Decoupling
8	VCCLDO	capacitors should be > 0.33uF and placed as close as possible to this pin.
9	VCC	Gate driver power supply
10	GND	Ground
11	AVDD	Power supply, 2.2~5.5V
12	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as
12	H01	that of P0.13, i.e. when P0.13 = 1, HO1 = 1. You need to set MCPWM_SWAP = 1.
13	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as
15	LOI	that of P0.10, i.e. when P0.10 = 1, L01 = 1. You need to set MCPWM_SWAP = 1.
14	H02	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as
17	1102	that of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
15	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as
15	102	that of P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
16	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as
10	100	that of P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
17	Н03	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as
17	1100	that of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
18	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10



	P1_3	P1.3
	SPI_CS	SPI chip select
19	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
20	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_2	P1.2
21	OPA0_IN	OPA0 negative input
	P1_1	P1.1
22	OPA0_IP	OPA0 positive input
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
22	SCL	I2C clock
23	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
24	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output



HALL_IN0	Hall interface input 0
MCPWM_CH2P	PWM channel 2 high-side
UART0_RXD	UART0 receive(transmit)
TIM0_CH0	Timer0 channel0
ADC_TRIGGER	ADC trigger for debug
CMP1_IP1	Comparator1 positive input1
PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
EXTI13	External GPIO interrupt input signal 13

3.1.10 LKS32MC037QM6Q8






Figure 3-15 LKS32MC037QM6Q8 Pin Assignment Diagram







0	GND	Ground in the belly of the chip
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
1	SCL	I2C clock
1	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
2	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side

Table 3-9 LKS32MC037QM6Q8 Pin Description



	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UARTO_RXD	UARTO receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
3	P0_2	P0.2
	SPI_DI	SPI data input(output)
	SFI_DI	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
		MCU low voltage power supply, should be 2.5-5.5V. In applications with good heat dissipa-
	AVDD	tion conditions, it can be directly connected to the 5V LDO pin of the chip. Connect this pin
4		to an external 5V power supply if you are considering reducing the system power con-
		sumption using a 5V power supply generated by an external DCDC or charge pump.
	P0_4	P0.4
	HALL_IN0	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UART0_RXD	UART0 receive(transmit)
	SPI_CS	SPI chip select
	SCL	I2C clock
5	TIM1_CH0	Timer1 channel0
	- ADC_TRIGGER	ADC trigger for debug
	- ADC_CH1	ADC channel 1
	 CMP0_IP2	Comparator0 positive input2
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_5	P0.5
6	HALL_IN1	Hall interface input 1
	-	



	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
7	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0
	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
·	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
8	WK2	External wake-up signal 2
	P0_9	P0.9
	СLКО	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
9	SCL	I2C clock
	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5



	OPAx_OUT	OPA output
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
		5V LDO output. It is recommended to connect an external 1uF decoupling capacitor, as
10	LDO5V	close as possible to the LDO5V pin.
		This pin is power supply. If VCC is higher than 20V, the AVDD pin is powered by the LDO5V
		output of the chip. It is recommended to add a shunt resistance of 1k-2k ohm between the
11	VCC	VCC and AVDD. Refer to Chapter 7 for specific resistance calculations.
		There must be a decoupling capacitor higher than or equal to 100uF between the VCC pin
		and the ground.
4.0		Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that of
12	H01	P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
4.0		Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
13	L01	P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
14	1102	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that of
14	H02	P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
15	1.02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
15	L02	P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
10	1102	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that of
16	Н03	P0.15, i.e. when P0.15 = 1, H03 = 1. You need to set MCPWM_SWAP = 1.
17	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
17		P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
18	GND	Ground
19	P1_1	P1.1
19	OPA0_IP	OPA0 positive input
20	P1_2	P1.2
20	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
21	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
22	SPI_CS	SPI chip select
22	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
23	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0



	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
24	EXTI12	External GPIO interrupt input signal 12
24	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13



3.1.11 LKS32MC037QM6Q8B/ LKS32MC037QM6Q8C/LKS32MC037Q2M6Q8C






Figure 3-17 LKS32MC037QM6Q8B(C) Pin Assignment Diagram







0	GND	Ground in the belly of the chip
1	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
2	P1_9	P1.9
	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side

Table 3-10 LKS32MC037QM6Q8B(C) Pin Description



UART0_RXD UART0 receive(transmit) SDA I2C data TIM1_CH1 Timer1 channel1 ADC_CH9 ADC channel 9 PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT115 External GPI0 interrupt input signal 15 WK7 External wake-up signal 7 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LD0 output DAC_OUT DAC output DAC_OUT DAC output DAC_OUT DAC output VK0 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turn-off by software. PU Built-in 10kΩ Pul	
TIM1_CH1 Timer1 channel1 ADC_CH9 ADC channel 9 PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT115 External GPI0 interrupt input signal 15 WK7 External wake-up signal 7 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXT10 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ PUll-up resistor which could be turn-off by software	
ADC_CH9ADC channel 9PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT115External GPI0 interrupt input signal 15WK7External wake-up signal 7P0_0P0.0MCPWM_BKIN0PWM break signal 0UART0_RXDUART0 receive(transmit)ADC_CH10ADC channel 10REFReference voltage output for debugLD0151.5V LDO outputDAC_OUTDAC outputEXT10External GPI0 interrupt input signal 0WK0External ake-up signal 0P0_2P0.2SPL_DISPI data input(output)P0_2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turn-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT11External GPI0 interrupt input signal 1	
PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI15External GPI0 interrupt input signal 15WK7External wake-up signal 7P0_0P0.0MCPWM_BKIN0PWM break signal 0UART0_RXDUART0 receive(transmit)ADC_CH10ADC channel 10REFReference voltage output for debugLD0151.5V LD0 outputDAC_OUTDAC outputEXTI0External GPI0 interrupt input signal 0WK0External GPI0 interrupt input signal 0P0_2P0.2SPI_DISPI data input(output)P0_2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor which could be turn-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT11External GPI0 interrupt input signal 1	
EXT115External GPIO interrupt input signal 15WK7External wake-up signal 7P0_0P0.0MCPWM_BKIN0PWM break signal 0UART0_RXDUART0 receive(transmit)ADC_CH10ADC channel 10REFReference voltage output for debugLD0151.5V LD0 outputDAC_OUTDAC outputEXT10External GPIO interrupt input signal 0WK0External wake-up signal 0P0_2P0.2SPI_DISPI data input(output)P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXT11External GPIO interrupt input signal 1	
WK7 External wake-up signal 7 P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXT10 External wake-up signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPI0 interrupt input signal 1	
P0_0 P0.0 MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPI0 interrupt input signal 1	
MCPWM_BKIN0 PWM break signal 0 UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LD0 output DAC_OUT DAC output EXT10 External GPI0 interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXT11 External GPI0 interrupt input signal 1	
UART0_RXD UART0 receive(transmit) ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turn-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
ADC_CH10 ADC channel 10 REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
REF Reference voltage output for debug LD015 1.5V LDO output DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
LD015 1.5V LD0 output DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
3 DAC_OUT DAC output EXTI0 External GPIO interrupt input signal 0 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
3 EXTI0 External GPIO interrupt input signal 0 3 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
3 WK0 External wake-up signal 0 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
3 P0_2 P0.2 SPI_DI SPI data input(output) RST_n P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software. PU Built-in 10kΩ Pull-up resistor which could be turn-off by software EXTI1 External GPIO interrupt input signal 1	
SPI_DISPI data input(output)RST_nP0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1	
RST_nP0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1	
RST_nground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and A on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1	
RST_non PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 10 The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1	
The built-in 10kΩ pull-up resistor could be turned-off by software.PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1	
PUBuilt-in 10kΩ Pull-up resistor which could be turn-off by softwareEXTI1External GPIO interrupt input signal 1	01111
EXTI1 External GPIO interrupt input signal 1	
WK1 External wake-up signal 1	
MCU low voltage power supply, should be 2.5-5.5V. In applications with good heat di	issipa-
tion conditions, it can be directly connected to the 5V LDO pin of the chip. Connect th	
4 AVDD to an external 5V power supply if you are considering reducing the system power co	-
sumption using a 5V power supply generated by an external DCDC or charge pump.	
P0_4 P0.4	
HALL_INO Hall interface input 0	
MCPWM_CH1N PWM channel 1 low-side	
UART0_RXD UART0 receive(transmit)	
SPI_CS SPI chip select	
SCL I2C clock	
5 TIM1_CH0 Timer1 channel0	
ADC_TRIGGER ADC trigger for debug	
ADC_CH1 ADC channel 1	
CMP0_IP2 Comparator0 positive input2	
PU Built-in 10kΩ Pull-up resistor which could be turn-off by software	
EXTI2 External GPIO interrupt input signal 2	
P0_5 P0.5	
6 HALL_IN1 Hall interface input 1	



	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
•	CMP0_IP1	Comparator0 positive input1
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 3
	P0_6	P0.6
	HALL_IN2	Hall interface input 2
7	ADC_CH3	ADC channel 3
•	CMP0_IP0	Comparator0 positive input0
•	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	_ MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UART0 transmit(receive)
	SPI_CLK	SPI clock
•	SCL	I2C clock
•	TIM0_CH0	Timer0 channel0
	- ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
•	EXTI6	External GPIO interrupt input signal 6
•	WK2	External wake-up signal 2
8	P0_9	P0.9
	CLKO	Clock output for debug
•	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in 10k Ω Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
9 -	SCL	I2C clock
	TIM0_CH1	Timer0 channel1



	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
		5V LDO output. It is recommended to connect an external 1uF decoupling capacitor, as
10	LDO5V	close as possible to the LDO5V pin.
		This pin is power supply. If VCC is higher than 20V, the AVDD pin is powered by the LDO5V
		output of the chip. It is recommended to add a shunt resistance of 1k-2k ohm between the
11	VCC	VCC and AVDD. Refer to Chapter 7 for specific resistance calculations.
		There must be a decoupling capacitor higher than or equal to 100uF between the VCC pin
		and the ground.
		Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that of
12	H01	P0.13, i.e. when P0.13 = 1, H01 = 1. You need to set MCPWM_SWAP = 1.
		Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
13	L01	P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
		Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that of
14	H02	P0.14, i.e. when P0.14 = 1, H02 = 1. You need to set MCPWM_SWAP = 1.
		Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
15	L02	P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
		Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that of
16	H03	P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
17		P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
18	GND	Ground
	P1_1	P1.1
19	OPA0_IP	OPA0 positive input
	P1_2	P1.2
20	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
21	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_3	P1.3
	SPI_CS	SPI chip select
22	TIM1_CH0	Timer1 channel0
-	OPA1_IP	OPA1 positive input
23		
23	P1_4	P1.4



	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
	UART0_TXD	UART0 transmit(receive)
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
24	EXTI12	External GPIO interrupt input signal 12
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13



3.1.12 LKS32MC039DK6Q8B/ LKS32MC039DK6Q8C




Figure 3-19 LKS32MC039DK6Q8B(C) Pin Assignment Diagram






Figure 3-20 Schematic diagram of the LKS32MC039DK6Q8B(C) gate driver connection

0	GND	Ground in the belly of the chip
1	P1_1	P1.1
	OPA0_IP	OPA0 positive input
	P1_2	P1.2
2	OPA0_IN	OPA0 negative input
	P1_3	P1.3
2	SPI_CS	SPI chip select
3	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
4	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
	SPI_CS	SPI chip select
	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software

Table 3-10 LKS32MC039DK6Q8B(C) Pin Description



	EXTI10	External GPIO interrupt input signal 10
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
	ADC_CH8	ADC channel 8
5	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UART0_RXD	UART0 receive(transmit)
6	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1
	MCPWM_CH2N	PWM channel 2 low-side
7	UART0_TXD	UART0 transmit(receive)
/	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI12	External GPIO interrupt input signal 12
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
8	SCL	I2C clock
0	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6



	P1_9	P1.9
9	SWDAT	SWD Data
	MCPWM_CH3N	PWM channel 3 low-side
	UARTO_RXD	UARTO receive(transmit)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UARTO_RXD	UARTO receive(transmit)
	ADC_CH10	ADC channel 10
10	REF	Reference voltage output for debug
10	LD015	
		1.5V LDO output
	DAC_OUT EXTI0	DAC output
	WK0	External GPIO interrupt input signal 0
	-	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
11		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
10	P0_1	P0.1
12	SPI_CS	SPI chip select
	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
13	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
14	GND	Ground
15	GND	Ground
		MCU low voltage power supply, should be 2.5-5.5V. In applications with good heat dissi-
16	AVDD	pation conditions, it can be directly connected to the 5V LDO pin of the chip. Connect this
		pin to an external 5V power supply if you are considering reducing the system power
		consumption using a 5V power supply generated by an external DCDC or charge pump.
17	P0_6	P0.6
	HALL_IN2	Hall interface input 2
	ADC_CH3	ADC channel 3




	CMP0_IP0	Comparator0 positive input0
ŀ	EXTI4	External GPIO interrupt input signal 4
	P0_8	P0.8
18	 CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UART0_TXD	UARTO transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
	TIM0_CH0	Timer0 channel0
-	- ADC_TRIGGER	ADC trigger for debug
-	ADC_CH4	ADC channel 4
-	CMP0_IP3	Comparator0 positive input3
-	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
-	EXTI6	External GPIO interrupt input signal 6
-	WK2	External wake-up signal 2
	P0_5	P0.5
-	HALL_IN1	Hall interface input 1
-	– MCPWM_BKIN1	PWM break signal 1
-	UART0_TXD	UARTO transmit(receive)
-	SDA	I2C data
19	TIM1_CH1	Timer1 channel1
-	- ADC_CH2	ADC channel 2
ŀ	CMP0_IP1	Comparator0 positive input1
ŀ	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software
ŀ	EXTI3	External GPIO interrupt input signal 3
	P0_4	P0.4
Ī	HALL_IN0	Hall interface input 0
ľ	MCPWM_CH1N	PWM channel 1 low-side
Ī	UART0_RXD	UART0 receive(transmit)
Ī	SPI_CS	SPI chip select
	SCL	I2C clock
20	TIM1_CH0	Timer1 channel0
Ī	ADC_TRIGGER	ADC trigger for debug
ľ	ADC_CH1	ADC channel 1
ľ	CMP0_IP2	Comparator0 positive input2
Ī	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
Ī	EXTI2	External GPIO interrupt input signal 2
	P0_7	P0.7
Ī	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
21	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
22	SDA	I2C data
22	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
23	GND	Ground
24	LDOFY	5V LDO output. It is recommended to connect an external 1uF decoupling capacitor, as
24	LDO5V	close as possible to the LDO5V pin.
		This pin is power supply. If VCC is higher than 20V, the AVDD pin is powered by the
		LDO5V output of the chip. It is recommended to add a shunt resistance of 1k-2k ohm
25	VCC	between the VCC and AVDD. Refer to Chapter 7 for specific resistance calculations.
		There must be a decoupling capacitor higher than or equal to 1uF between the VCC pin
		and the ground.
26	H01	Phase A high-side output, worked by MCU P0.13; the polarity of HO1 is the same as that
20		of P0.13, i.e. when P0.13 = 1, HO1 = 1. You need to set MCPWM_SWAP = 1.
27	L01	Phase A low-side output, worked by MCU P0.10; the polarity of LO1 is the same as that of
27		P0.10, i.e. when P0.10 = 1, LO1 = 1. You need to set MCPWM_SWAP = 1.
28	HO2	Phase B high-side output, worked by MCU P0.14; the polarity of HO2 is the same as that
20	1102	of P0.14, i.e. when P0.14 = 1, HO2 = 1. You need to set MCPWM_SWAP = 1.
29	L02	Phase B low-side output, worked by MCU P0.11; the polarity of LO2 is the same as that of
		P0.11, i.e. when P0.11 = 1, LO2 = 1. You need to set MCPWM_SWAP = 1.
30	Н03	Phase C high-side output, worked by MCU P0.15; the polarity of HO3 is the same as that
		of P0.15, i.e. when P0.15 = 1, HO3 = 1. You need to set MCPWM_SWAP = 1.
31	L03	Phase C low-side output, worked by MCU P0.12; the polarity of LO3 is the same as that of
		P0.12, i.e. when P0.12 = 1, LO3 = 1. You need to set MCPWM_SWAP = 1.
32	PGND	Power ground







3.1.13 LKS32MC039PL5K6Q8B/LKS32MC039PL5K6Q8C

Figure 3-21 LKS32MC039PL5K6Q8B(C) Pin Assignment Diagram







0	GND	Ground in the belly of the chip
1	P1_3	P1.3
	SPI_CS	SPI chip select
	TIM1_CH0	Timer1 channel0
	OPA1_IP	OPA1 positive input
	P1_4	P1.4
	CMP1_OUT	Comparator 1 output
	MCPWM_BKIN0	PWM break signal 0
2	SPI_CS	SPI chip select
Z	TIM0_CH1	Timer0 channel1
	CMP1_IN	Comparator1 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI10	External GPIO interrupt input signal 10
3	P1_9	P1.9
	SWDAT	SWD Data

Table 3-11 LKS32MC039PL5K6Q8B(C) Pin Description



	MCPWM_CH3N	PWM channel 3 low-side
	UART0_RXD	UART0 receive(transmit)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH9	ADC channel 9
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI15	External GPIO interrupt input signal 15
	WK7	External wake-up signal 7
	P1_7	P1.7
	CMP0_OUT	Comparator 0 output
	HALL_IN0	Hall interface input 0
	MCPWM_CH2P	PWM channel 2 high-side
	UARTO_RXD	UARTO receive(transmit)
4	TIM0_CH0	Timer0 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP1	Comparator1 positive input1
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI13	External GPIO interrupt input signal 13
	P1_6	P1.6
	CMP1_OUT	Comparator 1 output
	HALL_IN1	Hall interface input 1 PWM channel 2 low-side
	MCPWM_CH2N	
_	UARTO_TXD	UARTO transmit(receive)
5	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH7	ADC channel 7
	CMP1_IP2	Comparator1 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 12
	P1_8	P1.8
	SWCLK	SWD Clock
	HALL_IN2	Hall interface input 2
	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UART0 transmit(receive)
6	SCL	I2C clock
-	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
7	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0



	UART0_RXD	UART0 receive(transmit)
	ADC_CH10	ADC channel 10
	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTIO	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
	511_01	P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
8		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
0		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
-	P0_1	P0.1
9	SPI_CS	SPI chip select
,	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
10	TIM1_CH0	Timer1 channel0
10	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	OI AU_IIV_D	MCU low voltage power supply, should be 2.5-5.5V. In applications with good heat dissi-
		pation conditions, it can be directly connected to the 5V LDO pin of the chip. Connect this
11	AVDD	pin to an external 5V power supply if you are considering reducing the system power
		consumption using a 5V power supply generated by an external DCDC or charge pump.
	P0_8	P0.8
	CMP0_OUT	Comparator 0 output
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UARTO transmit(receive)
	SPI_CLK	SPI clock
	SCL	I2C clock
12	TIM0_CH0	Timer0 channel0
12	ADC_TRIGGER	ADC trigger for debug
	ADC_CH4	ADC channel 4
	CMP0_IP3	Comparator0 positive input3
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI6	External GPIO interrupt input signal 6
	WK2	External wake-up signal 2
	P0_6	P0.6
13	HALL_IN2	Hall interface input 2
	ADC_CH3	ADC channel 3
	CMP0_IP0	Comparator0 positive input0



	EXTI4	External GPIO interrupt input signal 4
14	P0_5	P0.5
	HALL_IN1	Hall interface input 1
	MCPWM_BKIN1	PWM break signal 1
	UARTO_TXD	UARTO transmit(receive)
	SDA	I2C data
	TIM1_CH1	Timer1 channel1
	ADC_CH2	ADC channel 2
	CMP0_IP1	Comparator0 positive input1
	PU	Built-in $10 k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI3	
		External GPIO interrupt input signal 3 P0.4
	PO_4	
	HALL_INO	Hall interface input 0
	MCPWM_CH1N	PWM channel 1 low-side
	UARTO_RXD	UARTO receive(transmit)
	SPI_CS	SPI chip select
15	SCL	I2C clock
	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH1	ADC channel 1
	CMP0_IP2	Comparator0 positive input2
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI2	External GPIO interrupt input signal 2
	P0_7	P0.7
	UART0_TXD	UART0 transmit(receive)
	SCL	I2C clock
16	TIM0_CH1	Timer0 channel1
	ADC_CH5	ADC channel 5
	OPAx_OUT	OPA output
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
17	SDA	I2C data
	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7



	WK3	External wake-up signal 3
18	GND	Ground
19	GND	Ground
20	PGND_U	U phase power ground
21	OUT_U	U phase output, Controlled by P0.13 (P) and P0.10 (N). The truth table is available in the
		MOS section.
22	PGND_V	V phase power ground
22	OUT_V	V phase output, Controlled by P0.14 (P) and P0.11 (N). The truth table is available in the
23		MOS section.
24	PGND_W	W phase power ground
25	OUT_W	W phase output, Controlled by P0.15 (P) and P0.12 (N). The truth table is available in the
25	001_00	MOS section.
26	NC	
27	VIN	This pin is a chip supply.
28	VPTC	Temperature detection pin
29	VIDO	5V LDO output. It is recommended to connect an external 1uF decoupling capacitor, as
29	VLDO	close as possible to the LDO5V pin.
30	P1_1	P1.1
30	OPA0_IP	OPA0 positive input
31	P1_2	P1.2
51	OPA0_IN	OPA0 negative input
	P1_5	P1.5
	SPI_DI	SPI data input(output)
	SCL	I2C clock
	TIM1_CH1	Timer1 channel1
32	ADC_CH8	ADC channel 8
32	OPA1_IN	OPA1 negative input
	CMP1_IP0	Comparator1 positive input0
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI11	External GPIO interrupt input signal 11
	WK5	External wake-up signal 5



/UARTO_TXD/SPI_CLK/SCL/TIM0_CH0/ADC_TRIGGER TRIGGER/ADC_CH1/CMP0_IP2/PU/EXTI2 PO 9/CLKO/MCPW/M CH0P/UARTO RXD /SPI_DO/SDA/TIM0_CH1/ADC_TRIGGER /ADC_CH6/CMP0_IN/PU/EXTI7/WK3 ADC CH4/CMP0 IP3/PU/EXTI6/WK2 /UART0_RXD/SPI_CS/SCL/TIM1_CH0 P0_7/UART0_TXD/SCL/TIM0_CH1 /ADC_CH5/OPAx_OUT/PU/EXTI5 8/CMP0_OUT/MCPWM_BKIN1 PO 4/HALL INO/MCPWM CH1N P0_5/HALL_IN1/MCPWM_BKIN1 ADC CH2/CMP0 IP1/PU/EXTI3 /UART0 TXD/SDA/TIM1 CH1 PGND_W OUT_W /ADC Ϋ́Z 50 24 23 22 21 20 19 '18 17 P0_6/HALL_IN2/ADC_CH3 PGND_U 16 25 /CMP0_IP0/EXTI4 15 NC AVDD 26 PGND_V 14 GND OUT U 28 13 GND P0_3/TIM1_CH0 OUT_V 29 12 /OPA0_IN_B LKS32MC039PL3K6Q8B P0_1/SPI_CS VIN 30 11 /OPA0_IP_B P0_2/SPI_DI/RST_n VLDO 31 10 /PU/EXTI1/WK1 P0_0/MCPWM_BKIN0 P1_1/OPA0_IP /UART0_RXD/ADC_CH10/REF 32 09 /LDO15/DAC_OUT/EXTIO/WK0 .01 02 .03 07 .08 .04 P1_2/OPA0_IN P1_5/SPI_DI/SCL/TIM1_CH1/ADC_CH8 /OPA1_IN/CMP1_IP0/PU/EXTI11/WK5 P1_3/SPI_CS /TIM1_CH0/OPA1_IP P1_4/CMP1_OUT/MCPWM_BKIN0 /SPI_CS/TIM0_CH1/CMP1_IN/PU/EXTI10 P1_9/SWDAT/MCPWM_CH3N /UART0_RXD/SDA/TIM1_CH1 P1_7/CMP0_OUT/HALL_IN0/MCPWM_CH2F P1_6/CMP1_OUT/HALL_IN1/MCPWM_CH2N P1_8/SWCLK/HALL_IN2/MCPWM_CH3P /ADC /UART0_RXD/TIM0_CH0/ADC_TRIGGER /CMP1_IP1/PU/EXTI13 /UART0_TXD/TIM0_CH1/ADC_TRIGGER /UART0_TXD/SCL/TIM1_CH0/ADC_TRIGGER /ADC_CH7/CMP1_IP2/PU/EXTI12 /CMP1_IP3/PU/EXTI14/WK6 _CH9/PU/EXTI15/WK7

3.1.14 LKS32MC039PL3K6Q8B/LKS32MC039PL3K6Q8C

Figure 3-23 LKS32MC039PL3K6Q8B(C) Pin Assignment Diagram






Figure 3-24 Schematic diagram of the LKS32MC039PL3K6Q8B(C) gate driver connection

0	GND	Ground in the belly of the chip						
1	P1_2	P1.2						
1	OPA0_IN	OPA0 negative input						
	P1_5	P1.5						
	SPI_DI	SPI data input(output)						
	SCL	I2C clock						
	TIM1_CH1	Timer1 channel1						
2	ADC_CH8	ADC channel 8						
2	OPA1_IN	OPA1 negative input						
	CMP1_IP0	Comparator1 positive input0						
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software						
	EXTI11	External GPIO interrupt input signal 11						
	WK5	External wake-up signal 5						
	P1_3	P1.3						
3	SPI_CS	SPI chip select						
	TIM1_CH0	Timer1 channel0						

Table 3-12 LKS32MC039PL3K6Q8B(C) Pin Description



	OPA1_IP	OPA1 positive input								
	 P1_4	P1.4								
	CMP1_OUT	Comparator 1 output								
	MCPWM_BKIN0	PWM break signal 0								
	SPI_CS	SPI chip select								
4	TIM0_CH1	Timer0 channel1								
	CMP1_IN	Comparator1 negative input								
	PU	Built-in 10kΩ Pull-up resistor which could be turn-off by software								
	EXTI10	External GPIO interrupt input signal 10								
	P1_9	P1.9								
·	SWDAT	SWD Data								
	MCPWM_CH3N	PWM channel 3 low-side								
	UART0_RXD	UART0 receive(transmit)								
	 SDA	I2C data								
5	TIM1_CH1	Timer1 channel1								
	ADC_CH9	ADC channel 9								
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software								
	EXTI15	External GPIO interrupt input signal 15								
	WK7	External wake-up signal 7								
	P1_7	P1.7								
	CMP0_OUT	Comparator 0 output								
	HALL_IN0	Hall interface input 0								
	MCPWM_CH2P	PWM channel 2 high-side								
	UART0_RXD	UART0 receive(transmit)								
6	TIM0_CH0	Timer0 channel0								
	ADC_TRIGGER	ADC trigger for debug								
	CMP1_IP1	Comparator1 positive input1								
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software								
	EXTI13	External GPIO interrupt input signal 13								
	P1_6	P1.6								
	CMP1_OUT	Comparator 1 output								
	HALL_IN1	Hall interface input 1								
	MCPWM_CH2N	PWM channel 2 low-side								
	UART0_TXD	UART0 transmit(receive)								
7	TIM0_CH1	Timer0 channel1								
	ADC_TRIGGER	ADC trigger for debug								
	ADC_CH7	ADC channel 7								
	CMP1_IP2	Comparator1 positive input2								
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software								
	EXTI12	External GPIO interrupt input signal 12								
	P1_8	P1.8								
8	SWCLK	SWD Clock								
	HALL_IN2	Hall interface input 2								



	MCPWM_CH3P	PWM channel 3 high-side
	UART0_TXD	UARTO transmit(receive)
-	SCL	I2C clock
-	TIM1_CH0	Timer1 channel0
	ADC_TRIGGER	ADC trigger for debug
	CMP1_IP3	Comparator1 positive input3
		Built-in 10kΩ Pull-up resistor which could be turn-off by software
	EXTI14	External GPIO interrupt input signal 14
	WK6	External wake-up signal 6
	P0_0	P0.0
	MCPWM_BKIN0	PWM break signal 0
	UARTO_RXD	UARTO receive(transmit)
	ADC_CH10	ADC channel 10
9	REF	Reference voltage output for debug
	LD015	1.5V LDO output
	DAC_OUT	DAC output
	EXTI0	External GPIO interrupt input signal 0
	WK0	External wake-up signal 0
	P0_2	P0.2
	SPI_DI	SPI data input(output)
		P0.2 is used as RSTN by default. A 10nF-100nF capacitor should be connected to the
	RST_n	ground. It is recommended a 10k-20k pull-up resistor is placed between RSTN and AVDD
10		on PCB. If there is an external pull-up resistor, the capacitance of RSTN should be 100nF.
		The built-in $10k\Omega$ pull-up resistor could be turned-off by software.
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI1	External GPIO interrupt input signal 1
	WK1	External wake-up signal 1
	P0_1	P0.1
11	SPI_CS	SPI chip select
11	OPA0_IP_B	OPA0 positive input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
	P0_3	P0.3
12	TIM1_CH0	Timer1 channel0
	OPA0_IN_B	OPA0 negative input B, if input B is used, you should set SYS_AFE_REG0[5] = 1
13	GND	Ground
14	GND	Ground
		MCU low voltage power supply, should be 2.5-3.6V. In applications with good heat dissi-
		pation conditions, it can be directly connected to the 3.3V LDO pin of the chip. Connect
15	AVDD	this pin to an external 3.3V power supply if you are considering reducing the system
		power consumption using a 3.3V power supply generated by an external DCDC or charge
		pump.
	P0_6	P0.6
16	HALL_IN2	Hall interface input 2
16		



	CMP0_IP0	Comparator0 positive input0								
	EXTI4	External GPIO interrupt input signal 4								
	P0_8	P0.8								
	CMP0_OUT	Comparator 0 output								
	MCPWM_BKIN1	PWM break signal 1								
	UART0_TXD	UART0 transmit(receive)								
	SPI_CLK	SPI clock								
	SCL	I2C clock								
17	TIM0_CH0	Timer0 channel0								
	ADC_TRIGGER	ADC trigger for debug								
·	ADC_CH4	ADC channel 4								
	CMP0_IP3	Comparator0 positive input3								
·	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software								
·	EXTI6	External GPIO interrupt input signal 6								
·	WK2	External wake-up signal 2								
	P0_5	P0.5								
	HALL_IN1	Hall interface input 1								
	MCPWM_BKIN1	PWM break signal 1								
	UART0_TXD	UART0 transmit(receive)								
10	SDA	I2C data								
18	TIM1_CH1	Timer1 channel1								
	ADC_CH2	ADC channel 2								
	CMP0_IP1	Comparator0 positive input1								
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software								
	EXTI3	External GPIO interrupt input signal 3								
	P0_4	P0.4								
	HALL_IN0	Hall interface input 0								
	MCPWM_CH1N	PWM channel 1 low-side								
	UART0_RXD	UART0 receive(transmit)								
	SPI_CS	SPI chip select								
19	SCL	I2C clock								
19	TIM1_CH0	Timer1 channel0								
	ADC_TRIGGER	ADC trigger for debug								
	ADC_CH1	ADC channel 1								
	CMP0_IP2	Comparator0 positive input2								
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software								
	EXTI2	External GPIO interrupt input signal 2								
	P0_7	P0.7								
	UART0_TXD	UART0 transmit(receive)								
20	SCL	I2C clock								
20	TIM0_CH1	Timer0 channel1								
	ADC_CH5	ADC channel 5								
	OPAx_OUT	OPA output								



	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI5	External GPIO interrupt input signal 5
	P0_9	P0.9
	CLKO	Clock output for debug
	MCPWM_CH0P	PWM channel 0 high-side
	UART0_RXD	UART0 receive(transmit)
	SPI_DO	SPI data output(input)
	SDA	I2C data
21	TIM0_CH1	Timer0 channel1
	ADC_TRIGGER	ADC trigger for debug
	ADC_CH6	ADC channel 6
	CMP0_IN	Comparator0 negative input
	PU	Built-in $10k\Omega$ Pull-up resistor which could be turn-off by software
	EXTI7	External GPIO interrupt input signal 7
	WK3	External wake-up signal 3
22	PGND_W	W phase power ground
23	OUT_W	W phase output, Controlled by P0.15 (P) and P0.12 (N). The truth table is available in the
23	001_W	MOS section.
24	NC	
25	PGND_U	U phase power ground
26	NC	
27	PGND_V	V phase power ground
28	OUT_U	U phase output, Controlled by P0.13 (P) and P0.10 (N). The truth table is available in the
20	001_0	MOS section.
29	OUT_V	V phase output, Controlled by P0.14 (P) and P0.11 (N). The truth table is available in the
2)	001_V	MOS section.
30	VIN	This pin is a chip supply.
31	VLDO	3.3V LDO output. It is recommended to connect an external 1uF decoupling capacitor, as
51	100	close as possible to the LDO5V pin.
32	P1_1	P1.1
52	OPA0_IP	OPA0 positive input



3.2 Pin Multiplexing

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P0.0			MCPWM_BKIN0	UART0_R(T)XD						ADC_CH10/REF/LD015/DAC_OUT
P0.1					SPI_CS					OPA0_IP_B
P0.2					SPI_DI(O)					RST_n
P0.3								TIM1_CH0		OPA0_IN_B
P0.4		HALL_IN0	MCPWM_CH1N	UART0_R(T)XD	SPI_CS	SCL		TIM1_CH0	ADC_TRIGGER	ADC_CH1/CMP0_IP2
P0.5		HALL_IN1	MCPWM_BKIN1	UART0_T(R)XD				TIM1_CH1		ADC_CH2/CMP0_IP1
P0.6		HALL_IN2								ADC_CH3/CMP0_IP0
P0.7				UART0_T(R)XD		SCL	TIM0_CH1			ADC_CH5/OPAx_OUT
P0.8	CMP0_OUT		MCPWM_BKIN1	UART0_T(R)XD	SPI_CLK	SCL	TIM0_CH0		ADC_TRIGGER	ADC_CH4/CMP0_IP3
P0.9	CLKO		MCPWM_CH0P	UART0_R(T)XD	SPI_DO(I)	SDA	TIM0_CH1		ADC_TRIGGER	CMP0_IN
P0.10	CLKO		MCPWM_CH0P				TIM0_CH0	TIM1_CH0		ADC_CH6
P0.11			MCPWM_CH0N		SPI_CLK			TIM1_CH1		
P0.12			MCPWM_CH1P		SPI_DO(I)		TIM0_CH1			
P0.13			MCPWM_CH1N		SPI_DI(O)			TIM1_CH1		
P0.14			MCPWM_CH2P				TIM0_CH0			
P0.15			MCPWM_CH2N					TIM1_CH0		ADC_CH7

Table 3-5 LKS32MC03x Pin Function Selection



Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P1.1										OPA0_IP
P1.2										OPA0_IN
P1.3					SPI_CS			TIM1_CH0		OPA1_IP
P1.4	CMP1_OUT		MCPWM_BKIN0		SPI_CS		TIM0_CH1			CMP1_IN
P1.5					SPI_DI(O)	SCL		TIM1_CH1		OPA1_IN/CMP1_IP0
P1.6	CMP1_OUT	HALL_IN1	MCPWM_CH2N	UART0_T(R)XD			TIM0_CH1		ADC_TRIGGER	CMP1_IP2
P1.7	CMP0_OUT	HALL_IN0	MCPWM_CH2P	UART0_R(T)XD			TIM0_CH0		ADC_TRIGGER	CMP1_IP1
P1.8	SWCLK	HALL_IN2	MCPWM_CH3P	UART0_T(R)XD		SCL		TIM1_CH0	ADC_TRIGGER	CMP1_IP3
P1.9	SWDAT		MCPWM_CH3N	UART0_R(T)XD		SDA		TIM1_CH1		ADC_CH9



LKS32MC03x with built-in 3P3N Gate Driver

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P0.0			MCPWM_BKIN0	UART0_R(T)XD						ADC_CH10/REF/LD015/DAC_OUT
P0.1					SPI_CS					OPA0_IP_B
P0.2					SPI_DI(O)					RST_n
P0.3								TIM1_CH0		OPA0_IN_B
P0.4		HALL_IN0	MCPWM_CH1N	UART0_R(T)XD	SPI_CS	SCL		TIM1_CH0	ADC_TRIGGER	ADC_CH1/CMP0_IP2
P0.5		HALL_IN1	MCPWM_BKIN1	UART0_T(R)XD				TIM1_CH1		ADC_CH2/CMP0_IP1
P0.6		HALL_IN2								ADC_CH3/CMP0_IP0
P0.7				UART0_T(R)XD		SCL	TIM0_CH1			ADC_CH5/OPAx_OUT
P0.8	CMP0_OUT		MCPWM_BKIN1	UART0_T(R)XD	SPI_CLK	SCL	TIM0_CH0		ADC_TRIGGER	ADC_CH4/CMP0_IP3
P0.9	CLKO		MCPWM_CH0P	UART0_R(T)XD	SPI_DO(I)	SDA	TIM0_CH1		ADC_TRIGGER	ADC_CH6/CMP0_IN
P0.10	CLKO		MCPWM_CH0P				TIM0_CH0	TIM1_CH0		
P0.11			MCPWM_CH0N		SPI_CLK			TIM1_CH1		
P0.12			MCPWM_CH1P		SPI_DO(I)		TIM0_CH1			
P0.13			MCPWM_CH1N		SPI_DI(O)			TIM1_CH1		
P0.14			MCPWM_CH2P				TIM0_CH0			
P0.15			MCPWM_CH2N					TIM1_CH0		

Table 3-5 LKS32MC03xB Pin Function Selection



Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF0
P1.1										OPA0_IP
P1.2										OPA0_IN
P1.3					SPI_CS			TIM1_CH0		OPA1_IP
P1.4	CMP1_OUT		MCPWM_BKIN0		SPI_CS		TIM0_CH1			CMP1_IN
P1.5					SPI_DI(O)	SCL		TIM1_CH1		ADC_CH8/OPA1_IN/CMP1_IP0
P1.6	CMP1_OUT	HALL_IN1	MCPWM_CH2N	UART0_T(R)XD			TIM0_CH1		ADC_TRIGGER	ADC_CH7/CMP1_IP2
P1.7	CMP0_OUT	HALL_IN0	MCPWM_CH2P	UART0_R(T)XD			TIM0_CH0		ADC_TRIGGER	CMP1_IP1
P1.8	SWCLK	HALL_IN2	MCPWM_CH3P	UART0_T(R)XD		SCL		TIM1_CH0	ADC_TRIGGER	CMP1_IP3
P1.9	SWDAT		MCPWM_CH3N	UART0_R(T)XD		SDA		TIM1_CH1		ADC_CH9



LKS32MC03x with built-in 3P3N Gate Driver

4 Package Dimensions

r

4.1 LKS32MC035DL6S8(B/C)/ LKS32MC035EL6S8B(C)

SOP16L:




Figure 4-1 LKS32MC035DL6S8(B/C)/ LKS32MC035EL6S8B(C) Packaging


SYMBOL	MILLIMETER						
SIMDOL	MIN	NOM	MAX				
А	-	-	1.75				
A1	0.10	-	0.225				
A2	1.30	1.40	1.50				
A3	0.60	0.65	0.70				
b	0.39	-	0.48				
b1	0.38	0.41	0.44				
С	0.20	-	0.25				
c1	0.19	0.20	0.21				
D	9.80	9.90	10.00				
Е	5.80	6.00	6.20				
E1	3.80	3.90	4.00				
E2	2.15	2.25	2.35				
е		1.27 BSC					
h	0.25	-	0.50				
L	0.50	-	0.80				
L1		1.05REF					
θ	0	-	8°				

$T_{abla} = 1 + VC22MC02EDI (CO)$	D/C	/ I VC22MCA2EEI 6COD/	(C)	Dackago Dimonsions
Table 4-1 LKS32MC035DL6S8	D/CJ/	TR227MC022FF020D	L)	rackage Dimensions



4.2 LKS32MC037EM6S8(B/C)/LKS32MC037FM6S8B(C)

SSOP24L:



TOP VIEW



CVMDOI		MILLIMETER				
SYMBOL	MIN	NOM	MAX			
А	-	-	1.75			
A1	0.10	0.15	0.25			
A2	1.30	1.40	1.50			
A3	0.60	0.65	0.70			
b	0.23	-	0.31			
b1	0.22	0.25	0.28			
С	0.20	-	0.24			
c1	0.19	0.20	0.21			
D	8.55	8.65	8.75			
Е	5.80	6.00	6.20			
E1	3.80	3.90	4.00			
е		0.635BSC				
h	0.30	-	0.50			
L	0.50	-	0.80			
L1	1.05REF					
θ	0	-	8°			

$T_{\rm r}$		D
Table 4-3 LKS32MC037(E)	/FJM658(B/C)	Package Dimensions



4.3 LKS32MC037Q(2)M6Q8(B/C)

QFN4*4 24L-0.75:





Table 4-4 LKS32MC037Q(2)M6Q8(B/C) Package Dimensions

			-			
SYMBOL		MLLMETER				
SIMDUL	MIN	NOM	MAX			
А	0.70	0.75	0.80			
A1	0.00	0.02	0.05			
A2		0.203 REF				
D	3.90	4.00	4.10			
Е	3.90	4.00	4.10			
D2	2.65	2.70	2.75			
E2	2.65	2.70	2.75			
Nd		2.50 BSC				
е		0.50 BSC				
L	0.35	0.40	0.45			
b	0.20	0.25	0.30			
h	0.30	0.35	0.40			



4.4 LKS32MC039DK6Q8B(C)/LKS32MC039PL3K6Q8B(C)



QFN4*4 32L-0.75 Profile Quad Flat Package:


Figure 4-5 LKS32MC039DK6Q8B(C)/LKS32MC039PL3K6Q8B(C) Packaging

SYMBOL	М	ILLIMETE	ER					
STNIBOL	MIN	MIN NOM MAX						
	0.70	0.75	0.80					
А	0.80	0.85	0.90	⊿				
	0.85	0.90	0.95	Δ				
A1	0	0.02	0.05					
b	0.15	0.20	0.25					
b1		0.14REF						
с	0.18	0.20	0.25					
D	3.90	4.00	4.10					
D2	2.70	2.80	2.90					
e	0	.40BSC						
Ne	4	2.80BSC						
Nd	4	2.80BSC						
Е	3.90	4.00	4.10					
E2	2.70	2.80	2.90					
L	0.25	0.30	0.35					
h	0.30	0.35	0.40					
L/F载体尺寸		122X122						

Table 4-5 LKS32MC039DK6Q8B(C)/LKS32MC039PL3K6Q8B(C) Package Dimensions



4.5 LKS32MC039PL5K6Q8B(C)






Figure 46 LKS32MC039PL5K6Q8B(C) Packaging

	м	ILLIMETH	-TR			
SYMBOL	MIN	NOM	MAX			
	0.70	0.75	0.80			
А	0.80	0.85	0.90			
	0.85	0.90	0.95			
A1	0.00	0.02	0.05			
b	0.20	0.25	0.30			
b1		0.16REF				
с	0.18	0.20	0.25			
D	4.90	5.00	5.10			
D2	3.70	3.80	3. 90			
e	0. 50BSC					
Ne	5.5	3. 50BSC				
Nd	0.9	3.50BSC				
Е	4.90	5.00	5.10			
E2	3.70	3.80	3.90			
L	0.25	0.30	0.35			
h	0.30	0.35	0.40			
L/F载体尺寸	4. 10X4. 10					

Table 4-6 LKS32MC039PL5K6Q8B(C) Package Dimensions



5 Electrical Characteristics

Parameter	Min.	Max.	Unit	Description
MCU Supply Voltage (AVDD)	-0.3	+6.0	V	
Gate Driver Supply Voltage (VCC)	-0.3	+40.0	V	LKS03x with 3P3N driver
		40	mA	035DL6S8(B/C)/037EM6S8(B/C)
		10		/037QM6Q8(B/C)/039DK6Q8B(C)
5V LDO output current				035EL6S8(B/C)/037FM6S8(B/C)/031
5V LDO output current		15	mA	PC6Q8C
			IIIA	(LDO maximum load 30mA, 5V case
				maximum load 15mA)
Operating temperature	-40	+105	°C	
Storage temperature	-40	+150	°C	
Junction temperature	-	125	°C	
Pin temperature	-	260	°C	Soldering for 10 sec

Table 5-1 LKS32MC03x Electrical Limit Parameter

Table 5-2 LKS32MC03x Recommended Operating Conditions

Parameter	Min.	Тур.	Max.	Unit	Description
MCU Supply Voltage (AVDD)	2.5	5	5.5	V	
	2.8	5	5.5	V	REF2VDD=0, ADC uses in-
Analog Operating Voltage (AV-	2.0	5	5.5	v	ternal 2.4V reference
DD _A)	2.4	5	5.5	V	REF2VDD=1, ADC uses
	2.4	5	5.5	v	AVDD as reference
			32		035DL6S8(B/C)/
	7.5			V	037EM6S8(B/C)/
Gate Driver Supply Voltage(VCC)	7.5				037QM6Q8(B/C)/
Gate Driver Supply Voltage(VCC)					039DK6Q8B(C)
	5.7				035EL6S8B(C)/
	5.7				037FM6S8B(C)/031PC6Q8C
LDO Supply Voltage(VCCLDO)	5.7		32	V	
	3.3	24	40	V	LKS32MC039PL5K6Q8B
MOS Supply Voltage(P)	3	9	12	V	LKS32MC039PL3K6Q8B
			30	V	LKS32MC031PC6Q8C

OPA could work under 2.5V, but the output range will be limited.

Item			Min.	Max.	Unit
	LKS32MC035DL6S8(B/C)	MCU	-6000	6000	V
ESD test (HBM)	LKS32MC037EM6S8(B/C) LKS32MC037QM6Q8(B/C) LKS32MC039DK6Q8(B/C)	Gate driver	-2000	2000	V



LKS32MC035EL6S8(B/C)	MCU	-6000	6000	V
LKS32MC037FM6S8(B/C) LKS32MC031PC6Q8C	Gate driver	-2000	2000	V

According to "MIL-STD-883J Method 3015.9", under the environment of 25°C and 55% relative humidity, electrostatic discharge is applied to all IO pins of the tested chip for 3 times, with an interval of 1s each time.

Table 5-4 LKS32MC03x Latch-up parameters

Item	Min.	Max.	Unit
Latch-up current (85°C)	-200	200	mA

According to "JEDEC STANDARD NO.78E NOVEMBER 2016", apply an overvoltage of 8V to all power IOs and inject 200mA of current on each signal IO.

Parameter	Description	Minimum	Maximum	Unit
V _{IN}	Input voltage range for GPIO signals	-0.3	6.0	V
I _{INJ_PAD}	Maximum injection current for single GPIOs	-11.2	11.2	mA
I _{INJ_SUM}	Maximum injection current for all GPIOs	-50	50	mA

Table 5-5 LKS32MC03x IO Limit Parameter

Table 5-6 LKS32MC03x IO DC Parameter

Parameter	Description	AVDD	Conditions	Min.	Max.	Unit
V	Uigh input lovel of digital IO	5V		3.04		v
V _{IH}	High input level of digital IO	3.3V	-	2.05		v
V	Low input loval of digital IO	5V			0.3*AVDD	v
V _{IL}	Low input level of digital IO	3.3V	-		0.8	V
V	Colmidt hystoresis range	5V		0.1*AVDD		v
V _{HYS}	Schmidt hysteresis range	3.3V	-	0.1*AVDD		v
т	Digital IO current consumption	5V			1	0
I _{IH}	when input is high	3.3V	-		1	uA
T	Digital IO current consumption	5V		1		0
I _{IL}	when input is low	3.3V	-	-1		uA
V _{OH}	High output level of digital IO		Current =	AVDD-0.8		v
V OH			11.2mA	AVDD-0.0		v
V _{OL}	Low output level of digital IO		Current =		0.5	v
V OL			11.2mA		0.5	v
R _{pup}	Pull-up resistor*			8	12	kΩ
R _{io-ana}	Connection resistance between IO			100	200	Ω
IV10-ana	and internal analog circuit			100	200	32
CIN	Digital IO Input-capacitance	5V	_		10	pF
CIN	Digital to input-capacitalite	3.3V	-		10	Pr.

* Only part of IOs have built-in pull-up resistors. Please refer to the pin description section for details



Clock	Operating mode	3.3V	5V	Unit
48MHz	CPU, flash, SRAM, MCPWM, Timer, and all analog mod- ules are active, IOs stay idle	8.570	8.650	mA
4MHz	CPU, flash, SRAM, MCPWM, Timer, and all analog mod-	3.012	3.165	mA
64kHz	ules except PLL are active, IOs stay idle	2.445	2.618	mA
-	Deep Sleep Mode, PLL and BGP are turned off, only 64kHz LRC is running	27	30	uA
-	All analog modules	2.4	2.55	mA

Table 5-7 LKS32MC03x Current Consumption IDDQ

Unless otherwise specified, the above tests are all measured at room temperature of 25°. Due to the deviation of the device model in the manufacturing process, the current consumption of different chips will have individual differences.



6 Analog Characteristics

	Min.	Тур.	Max.	Unit	Description
			ADC		-
	2.8	5	5.5	v	REF2VDD=0, ADC uses internal 2.4V reference
Supply voltage	2.4	5	5.5	v	REF2VDD=1, ADC uses AVDD as reference
Output bitrate		1.2		MHz	f _{adc} /20
Differential input signal	-2.352		+2.352	V	REF2VDD=0, Gain=1; REF=2.4V
range	-3.528		+3.528	V	REF2VDD=0, Gain=2/3; REF=3.6V
	-0.3		+2.352	V	REF2VDD=0, Gain=1; REF=2.4V
	-0.3		+3.528	V	REF2VDD=0, Gain=2/3; REF=3.6V
Single-ended input signal range	-0.3		AVDD*0.9	V	REF2VDD=1, Gain=1; REF=AVDD
	-0.3		AVDD+0.3	v	REF2VDD=1, Gain=2/3, REF=AVDD, limited by IO diode clamp
internal/external reference	e, the sign	al amplit	ude should n	ot exce	put through IO. Whether using an ed ±98% of the ADC signal range.
internal/external reference	e, the sign	al amplit	ude should n	ot exce	
internal/external reference In particular, when using a ceed 90% of the scale.	e, the sign	al amplit al referen	ude should n ce, it is recor	not exce nmende	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset	e, the sign	al amplit	ude should n	ot exce	ed ±98% of the ADC signal range.
internal/external reference In particular, when using a ceed 90% of the scale.	e, the sign	al amplit al referen	ude should n ce, it is recor	not exce nmende	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits	e, the sign	al amplit al referen 5	ude should n ce, it is recor	not excee mmende mV	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL	e, the sign in externa 10.5	al amplit al referen 5 11 2 1	ude should n ce, it is recor 10	not exceenter ex	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL SNR	e, the sign an externa 10.5 63	al amplit al referen 5 11 2	ude should n ce, it is recor 10 3	mt exceenter of ex	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL SNR Input resistance	e, the sign in externa 10.5	al amplit al referen 5 11 2 1	ude should n ce, it is recor 10 3	mv mV bit LSB dB Ohm	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL SNR	e, the sign an externa 10.5 63	al amplit al referen 5 11 2 1 66 10p	ude should n ce, it is recor 10 3 2	mv mV bit LSB dB Ohm F	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL SNR Input resistance Input capacitance	e, the sign in externa 10.5 63 500k	al amplit al referen 5 11 2 1 66 10p Referen	ude should n ce, it is recor 10 3 2 ce voltage (I	mv mV bit LSB dB Ohm F REF J	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL SNR Input resistance Input capacitance Supply voltage	e, the sign in externa 10.5 63 500k 2.5	al amplit al referen 5 11 2 1 66 10p	ude should n ce, it is recor 10 3 2 ce voltage (I 5.5	mv mV bit LSB dB Ohm F REF)	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL SNR Input resistance Input capacitance Supply voltage Output deviation	e, the sign in externa 10.5 63 500k	al amplit al referen 5 11 2 1 66 10p Referen	ude should n ce, it is recor 10 3 2 ce voltage (I	mv mV bit LSB dB Ohm F REF J	ed ±98% of the ADC signal range. ed that the sampled signal not ex-
internal/external reference In particular, when using a ceed 90% of the scale. DC offset Effective number of bits (ENOB) INL DNL SNR Input resistance Input capacitance Supply voltage	e, the sign in externa 10.5 63 500k 2.5	al amplit al referen 5 11 2 1 66 10p Referen	ude should n ce, it is recor 10 3 2 ce voltage (I 5.5	mv mV bit LSB dB Ohm F REF)	ed ±98% of the ADC signal range. ed that the sampled signal not ex-

Table 6-1 LKS32MC03x Analog	Characteristics
Table 0-1 LK352MC05X Allalog	s Gharacteristics



Parameter	Min.	Тур.	Max.	Unit	Description
Output voltage		2.4		V	
			DAC		
Supply voltage	2.5	5	5.5	V	
Load resistance	50k			Ohm	
Load capacitance			50p	F	
Output voltage range	0.05		3.0	V	
Switching speed			1M	Hz	
DNL		1	2	LSB	
INL		2	4	LSB	
OFFSET		5	10	mV	
SNR	57	60	66	dB	
	0	peration	al amplifier	(OPA)	
Supply voltage	3.1	5	5.5	V	
Bandwidth		10M	20M	Hz	
Load resistance	20k			Ohm	
Load capacitance			5p	F	
Common-mode input	0		AVDD	v	
range	0		AVDD	v	
Output signal range	0.1		AVDD-0.1	V	Minimum load resistance
OFFSET		10	15	mV	This OFFSET is the equivalent differential input deviation ob- tained when the OPA differen- tial input is short-circuited and OPA OUT is measured from 0 level. The output deviation of OPA is the OPA magnification x OFFSET
Common Mode Voltage (Vcm)	1.65		2.15	V	Measurement condition: normal temperature. Operational amplifier swing=2 \times min(AVDD-Vcm, Vcm). It is recommended that the applica- tion using OPA single output should be powered on to meas- ure Vcm and make software subtraction correction. For more analysis, please refer to the official website application note "ANN009 - Differences be- tween Operational Amplifier Differential and Single Operat- ing Mode".



LKS32MC03x with built-in 3P3N Gate Driver

Parameter	Min.	Тур.	Max.	Unit	Description				
Common-mode rejection ratio (CMRR)		80		dB					
Power supply rejection ratio (PSRR)		80		dB					
Load current			500	uA					
Slew rate		5		V/us					
Phase margin		60		0					
	Comparator (CMP)								
Supply voltage	2.5	5	5.5	V					
Input signal range	0		AVDD	V					
		-12.92		mV	0 mV hysteresis, CMP output low-to-high inversion				
0.0000		-12.12		mV	0 mV hysteresis, CMP output high-to-low inversion				
OFFSET		-11.63		mV	20 mV hysteresis, CMP output low-to-high inversion				
		5.21		mV	20 mV hysteresis, CMP output high-to-low inversion				
Tuonomiasion dolou		0.15		uS	Default power consumption				
Transmission delay		0.6		uS	Low power consumption				
Unatonacia		20		mV	HYS='0'				
Hysteresis		0		mV	HYS='1'				
			GPIO						
High Level Inversion Threshold	2.61		3.04	v					

Description of the analog register table:

The addresses 0x40000010-0x40000028 are the calibration registers for each module, which are provided with calibration values before being shipped from the factory. In general, you are not recommended to configure or change these values. To fine tune the analog parameters, you need to read the original calibration value.

The registers in the blank section must all be configured to 0 (reset to 0 when the chip is powered up). Other registers are configured as required by application scenarios.



7 Power Management System

The power management system consists of the LDO15 module, power detection module (PVD) and power-on/power-down reset module (POR).

7.1 Power Supply System for the AVDD Pin

For models 035D, 037E, and 037F, AVDD is the low-voltage power supply for the chip, with a power supply range of 2.5-5.5V. In applications where thermal conditions are good, it can be connected directly to the LDO5V pin of the chip. If an external DCDC or the 5V supply provided by a charge pump reduces system power consumption, this pin will be connected to an external 5V supply.

AVDD supplies power to the LDO15 module that powers all internal digital circuits and PLL modules.

LD015 is automatically enabled after power-up and requires no software configuration, but the output voltage of LD015 needs to be fine-tuned by software.

The output voltage of LDO15 can be adjusted by setting the register LDO15TRIM<2:0>. Please refer to the description of the analog register table for specific register values. LDO15 is calibrated before the chip is shipped from the factory, and generally, you do not need to configure these additional registers. To fine tune the output voltage of LDO, you need to read the original configuration value and fill in the configuration value corresponding to the fine-tuning amount.

The POR module monitors the voltage of LDO15 and provides a reset signal to the digital circuit when the LDO15 voltage falls below 1.1V (for example, at the beginning of power-up or during power-down), to avoid the abnormal operation of the digital circuit.

7.2 Power Supply System of the VCC Pin

For model 03x that is integrated with a 3P3N driver module, the VCC pin powers the on-chip driver module.

7.3 Power Supply System of the VCCLDO Pin

The VCCLDO pin powers the on-chip 5V LDO module. If 5V AVDD is used for external power supply, the power supply current is limited to below 30mA.



8 Timer System

The timer system consists of an internal 64kHz RC timer, an internal 4MHz RC timer, and a PLL circuit.

The 64k RC timer is used as an MCU slow timer, a filtration module or an MCU timer in a low power state. The 4MHz RC timer is used as the MCU master timer and, when used in conjunction with the PLL, it can provide a timer up to 48MHz.

The 64k and 4M RC timers are factory calibrated, the 4M RC timer has a customized calibration register to further calibrate the accuracy to $\pm 0.5\%$. In the temperature range of -40-105°C, the accuracy of the 64k RC timer is $\pm 50\%$ and that of the 4M RC timer is $\pm 1\%$.

The 64k RC timer frequency can be set with the register RCLTRIM <3:0>, and the 4M RC timer frequency can be set with the register RCHTRIM <5:0>, which corresponds to the values described in the analog register table.

The timer is calibrated before the chip is shipped from the factory, and generally, you do not need to configure these additional registers. To fine tune the frequency, you need to read the original configuration value and fill in the configuration value corresponding to the fine-tuning amount.

The 4M RC timer is turned on by setting RCHPD = '0' (on by default, and off when set to '1'). The RC timer requires the Bandgap voltage reference module to provide reference voltage and current. Therefore, it is necessary to enable the BGP module before turning on the RC timer. The 4M RC timer is turned on and the BGP module is enabled by default in case of chip power-up. The 64k RC timer is always turned on and cannot be turned off.

The PLL multiplies the frequency of the 4M RC timer, to ensure a higher-speed timer for modules such as MCU, ADC, etc. The highest timer of the MCU and PWM modules is 48MHz, while the typical timer of the ADC module is 24MHz.

The PLL module is enabled by setting PLLPDN = '1' (off by default, and on when set to 1). The BGP (Bandgap) module needs to be enabled before the PLL module. After enabling the PLL module, it will take a stabilization time of 6us to output a stable timer. By default when the chip is powered on, the RCH timer is turned on and the BGP module is enabled; however, the PLL module is disabled, and needs to be enabled with software.



9 Reference Voltage Source

The reference voltage source provides reference voltage and current for the ADC, DAC, RC timer, PLL, temperature sensor, operational amplifier, comparator, and FLASH. The reference voltage source of BGP needs to be enabled before using any of these modules.

The BGP module is enabled by default when the chip is powered on. The reference voltage source is enabled by setting BGPPD = '0', and BGP needs about 2us to stabilize from being enabled to disabled. The output voltage of BGP is about 1.2V with an accuracy of $\pm 0.8\%$



10 ADC Module

A SAR ADC is integrated into the chip. The ADC module is disabled by default when the chip is powered on. Before the ADC is enabled, it is necessary to enable the BGP and PLL modules, turn on the 4M RC timer, and select the ADC operating frequency. The ADC operating timer is 24 M by default.

The ADC requires at least 17 ADC timer cycles to complete a conversion, of which 12 are conversion cycles and 5 are sampling ones. The sampling period can be set by configuring the SAMP_TIME register in SYS_AFE_REG2. It is required to set not less than 3 sampling periods, that is, more than 8 ADC clocks.

The recommended value is 3, which corresponds to an output data rate of 1.2MHz for the ADC.

The ADC operates in the following modes: single single-channel trigger, continuous single-channel trigger, single 1-16 channel scanning, and continuous 1-16 channel scanning. Each ADC has 16 independent sets of registers for each channel.

The ADC trigger event may come from external timer signals T0, T1, T2, T3 for a preset number of times, or may be triggered by software.

The ADC has two gain modes that are set by SYS_AFE_REG0.GA_AD, corresponding to 1 x time and 2/3 x times gains. The 1 x time gain corresponds to an input signal of ± 2.4 V, and the 2/3 x times gain corresponds to an input signal amplitude of ± 3.6 V. In measuring the output signal of an operational amplifier, the specific ADC gain is selected based on the maximum possible output signal of the operational amplifier.



11 Operational Amplifier

Two input and output rail-to-rail operational amplifiers, with a built-in feedback resistor R2/R1. External pins should be connected in series with a resistor R0. The value of resistance of the feedback resistors R2:R1 can be set via register RES_OPA <1:0> for different magnification. The values corresponding to the specific registers are described in the analog register table.

The final magnification is R2/(R1+R0), where R0 is the value of resistance of the external resistor.

A capacitor greater than or equal to 15pF is required to be connected across the two input pins of the op amp.

For applications of direct sampling of MOS transistor resistor, it is recommended to connect an external resistor of >20k Ω to reduce the current flowing into the chip pins when the MOS transistor is turned off.

For small resistor sampling applications, external resistors of 100Ω are recommended.

The amplifier can select the output signal in the amplifier by setting OPAOUT_EN to send it to P0.7 IO port through BUFFER for measurement and application. Because BUFFER exists, it is also possible to send one output signal of the op amp under its normal operation mode.

In the default state when the chip is powered up, the amplifier module is turned off. The amplifier can be enabled by setting OPAPDN = '1' and the BGP module should be enabled before enabling the amplifier.

The clamping diode is built into the positive and negative input terminals of the op amp, and the motor phase line is directly connected to the input terminal through a matching resistor, thus simplifying the external circuit of MOSFET current sampling.



12 Comparator

There is a built-in 2 comparators, of which the comparison speed, the hysteresis voltage, and the signal source are programmable.

The comparator has a comparison delay of 0.15us and can also be set to less than 30ns via register CMP_FT. The hysteresis voltage is set to 20mV/0mV via CMP_HYS.

The signal source for both the positive and the negative inputs of the comparator can be programmed through the registers CMP_SELP<2:0> and CMP_SELN<1:0> as described in the register simulation instructions.

The comparator module is turned off by default when the chip is powered on. The comparator can be enabled by setting CMPxPDN ='1' and the BGP module should be enabled before enabling the comparator.



13 Temperature Sensor

A temperature sensor with an accuracy of $\pm 2^{\circ}$ C is built into the chip. The chip will undergo temperature correction before delivery, and the correction value is saved in the flash info area.

The temperature sensor module is turned off by default when the chip is powered on. The BGP module should be enabled before enabling the temperature sensor.

The temperature sensor is turned on by setting TMPPDN = '1'. It takes approximately 2us to turn on until stable, so it needs to be turned on 2us before the ADC measures the sensor.



14 DAC Module

The chip has A built-in 8-bit DAC, and the output signal range of the A version is 3V, the output signal range of the B version is 3V/4.8V, and the output signal range of the C version is 1.2V/3V/4.8V.

For the C version of the chip, you need to set SYS AFE REG2.BIT15=1 to use the DAC's 1.2V range.

The 8bit DAC can be configured with register DACOUT EN=1 to send the DAC output to the IO port P0.0, which can drive a load resistance >50k Ω and a load capacitor of 50pF.

Since 03x series chips are not equipped with DAC hardware correction registers, in order to ensure DAC output accuracy, users need to read DACAMC/DACDC correction values of corresponding ranges from NVR according to different DAC ranges for software correction.

The digital quantity corresponding to the expected output value of the DAC is D_{DAC} , the gain correction is DAC_{AMC} , and the DC bias correction is DAC_{DC} . The DAC_{AMC} is a 10bit unsigned number, the $DAC_{AMC}[9]$ is an integer part, and the $DAC_{AMC}[8:0]$ is a decimal part, which can represent a fixed-point number near 1, and 0x200 corresponds to 1. The Saturation values are as follows:

SYS_AFE_DAC = Saturation(D_{DAC}*DAC_{AMC}-DAC_{DC})

See the official library function for details.

The maximum output bit rate of the DAC is 1MHz.

When the chip is powered on, the DAC module is disabled by default. The DAC can be enabled by setting DACPDN =1. Before enabling the DAC module, enable the BGP module.



15 Processor

- > 32-bit Cortex-M0 +DIV/SQRT coprocessor
- > 2-wire SWD debugging pin
- Maximum operating frequency: 48MHz



16 Storage Resources

16.1 Flash

- The built-in flash includes a main storage area of 16/32kB and an information storage area of 1kB NVR
- ▶ Repeatable erasing and write-in of not less than 20,000 times
- > Data is maintained for up to 100 years at a room temperature of 25°C
- > The single-byte programming time is up to 7.5us, and the Sector erasing time is up to 5ms
- The Sector is 512 bytes, and can be erased or write-in by Sector. It supports runtime programming, and simultaneous erasing of and write-in to one Sector can be made while reading and accessing another Sector
- Flash data anti-theft (the last word must be written to any value other than 0xFFFFFFF)

16.2 Execute-only Zone

Some 16kB flash capacity models are equipped with an execute-only zone of 16kB. After programming encryption, such models have the execution permission but do not have the read or write permission. Reprogramming with repeated erasure is supported.

16.3 SRAM

➢ Built-in 4KB SRAM



17 MCPWM Dedicated to Motor Drive

- > The maximum operating timer frequency of MCPWM is 48MHz
- Supporting up to 4 channels complementary PWM outputs with adjustable phases
- > The dead zone width of each channel can be configured independently
- Edge-aligned PWM mode supported
- Software control IO mode supported
- > IO polarity control supported
- > Internal short-circuit protection: avoiding short circuits caused by incorrect configuration
- > External short-circuit protection: fast shutdown based on monitoring of external signals
- > ADC sampling interrupt generates internally
- > Use load register pre-memory timer to configure parameters
- > The loading time and period of the loading register can be configured



18 Timer

- > Two general-purpose timers, one 16bit timer and one 32bit timer
- > Capturing mode is supported for measuring external signal width
- Comparison mode is supported for generating edge-aligned PWM/timing interrupts



19 Hall Sensor Interface

- ▶ Built-in maximum 1024 filtering
- > Three Hall signal input
- > 24-bit counter with overflow and capture interrupts



20 General Purpose Peripherals

- One UART works in the full-duplex operation mode, supporting 8/9 bits of data, 1/2 stop bit(s), odd/even/no parity mode, with 1 byte send cache, 1 byte receive cache, with Mul-ti-drop Slave/Master mode, and the baud rate ranging from 300-115200
- > One SPI for master-slave mode
- > One IIC for master-slave mode
- Hardware watchdog, driven by RC timer, being independent of system high speed timer, write-in protection



21 Gate Drive Module

21.1 Module Parameters

The internal gate driver module of the chip has 2 different parameter specifications. According to the different gate driver circuit parameters, the gate driver module is divided into 2 models, which are G1 and G2 respectively. The comparison table is as 错误!未找到引用源。

In use, the LDO should not be pulled up before VCC is powered on, otherwise the LDO cannot be started after VCC is powered on.

Device	Gate Driver				
LKS32MC031PC6Q8C	G2				
LKS32MC035DL6S8(B/C)	G1				
LKS32MC035EL6S8(B/C)	G2				
LKS32MC037EM6S8(B/C)	G1				
LKS32MC037FM6S8(B/C)	G2				
LKS32MC037QM6Q8(B/C)	G1				
LKS32MC037Q2M6Q8C	G2				
LKS32MC039DK6Q8B	G1				

Table 21-1 Device-Gate driver circuit version comparison table

21.1.1 Gate Driver Module G1

Symbol	Parameter	Condition	Mini-	Typical	Maxi-	Uni				
			mum	-98-041	mum	t				
	Static Parameter									
VCC	VCC voltage		7.5		32	V				
VCC_ON	VCC undervoltage recov-		5.8	6.5	7.4	v				
VCC_ON	ery voltage		5.0	0.5	7.4	v				
VCC_UVLO	VCC undervoltage		5.4	6	6.8	v				
VCC_UVLU	threshold voltage		5.4	0	0.0	v				
VCC_HYS	Undervoltage voltage		0.3	0.5	0.8	v				
VCC_IIIS	backlash		0.5	0.5	0.0	v				
	HOx (x = 1-3) output									
	break-over voltage (since									
VHO	HO drives PMOS, low lev-		VCC-11.5	VCC-10	VCC-8.5	V				
	el corresponds to									
	break-over)									
Vlo	LOx (x=1-3) output		8.5	10	11.5	v				
V LO	break-over voltage		0.0	10	11.3	v				

Table 21-2 Gate Driver Module G1 parameter



Іно+	HOx (x=1-3) input sink current	HOx=VCC	-	35	-	mA
I _{HO-}	HOx (x=1-3) output pull current	HOx=VCC-8V	-	300	-	mA
Ilo+	LOx (x=1-3) output pull current	LOx=0V	-	60	-	mA
Ilo-	LOx (x=1-3) input sink current	LOx=8V	-	300	-	mA
T_{SD}	TSD temperature		-	150	-	°C
T _{RECOVER}	TSD recovery tempera- ture		-	135	-	°C
Operating temperature	Operating temperature of gate drive module		-40		105	°C
Junction temperature	Junction temperature of gate drive module				150	°C
I _{Ldo}	Power supply capacity			40		mA
	Dynami	c Parameter (CL	= 1nF)			
T _{on}	Break-over transmission delay		-	80	-	
T _{OFF}	Turn-off transmission delay		-	30	-	
TH _R	HOx rise time		-	60	-	ns
TH_{F}	HOx fall time		-	300	-	
TL_R	LOx rise time		-	300	-	
TH_{F}	LOx fall time		-	60	-	
DT	Built-in dead time		-	50	-	

Table 21-3 Gate Driver Module G1 5V LDO Module Parameter

5V LDO								
Input power	7.5		32	V				
Output voltage	4.75	5	5.25	V	+/-5% accuracy			
Dropout voltage		2		V				
Output current		40		mA				
Ripple rejection		80		dB				
Decoupling capac-		0.33		uF	It is added to the VCCLDO pin. Please refer			
itor input		0.55		ur	to the pin description section for details			
Decoupling capac-		1		uF	It is added to the AVDD pin. Please refer to			
itor output		1		ur	the pin description section for details			
Operating temper-	-40		125	°C				
ature range	-40		123	Ľ				



21.1.2 Gate Driver Module G2

The gate drive modules integrated internally in 035E and 037F support low-power mode, while also integrating a supply voltage (VCC) sampling circuit. 035E and 031P can enter low-power mode by setting P0.4 output low level, turning off the output of gate drive, and turning off the supply voltage (VCC) sampling circuit. On the contrary, if you want the gate drive to output normally, you need to set P0.4 output high level. The switch for driving low power consumption mode of 037F is P0.3. The supply voltage (VCC) sampling channel of 035E is ADC_ CH3. The sampling channel for the supply voltage (VCC) of 037F is ADC_ CH1. The output voltage of the sampling circuit is VCC/15.

When G2 is in use, it is recommended that the VCC power-up rate be greater than 200 V/s to ensure proper startup of the LDO.

Symbol	Parameter	Condition	Mini- mum	Typical	Maxi- mum	Uni t		
Static Parameter								
VCC	VCC voltage		5.7		32	V		
VCC_ON	VCC undervoltage recov- ery voltage		4.8	5.2	5.6	v		
VCC_UVLO	VCC undervoltage threshold voltage		4.4	4.8	5.2	V		
VCC_HYS	Undervoltage voltage backlash		0.3	0.5	0.8	v		
VHO	HOx (x = 1-3) output break-over voltage (since HO drives PMOS, low lev- el corresponds to break-over)		VCC-11.5	VCC-10	VCC-8.5	v		
Vlo	LOx (x=1-3) output break-over voltage		8.5	10	11.5	V		
I _{HO+}	HOx (x=1-3) input sink current	HOx=VCC	-	35	-	mA		
I _{HO-}	HOx (x=1-3) output pull current	HOx=VCC-8V	-	300	-	mA		
Ilo+	LOx (x=1-3) output pull current	LOx=0V	-	60	-	mA		
Ilo-	LOx (x=1-3) input sink current	LOx=8V	-	300	-	mA		
T _{SD}	TSD temperature		-	160	-	°C		
T _{RECOVER}	TSD recovery tempera- ture		-	135	-	°C		
I _{Ldo}	Power supply capacity			30		mA		

Table 21-1 Gate Driver Module G2 parameter



	Dynamic Parameter (CL = 1nF)									
T _{ON}	Break-over transmission			80	_					
I ON	delay		-	80	-					
T _{OFF}	Turn-off transmission			30						
1 OFF	delay		-	30	-					
TH_R	HOx rise time		-	50	-	ns				
TH_{F}	HOx fall time		-	400	-					
TL_R	LOx rise time		-	200	-					
TH_{F}	LOx fall time		-	50	-					
DT	Built-in dead time		-	100	-					

Table 21-2 Gate Driver Module G2 5V LDO Module Parameter

5V LDO							
Input power	5.7		32	V			
Output voltage	4.7	5	5.3	V	+/-5% accuracy		
Dropout voltage		2		V			
Output current	0		30	mA			
LDO bypass capac-	1.0		10	uF			
ity	1.0		10	ur			
Operating temper-	-40		150	°C			
ature range	-40		130	Ľ			

21.2 Recommended Application Diagram

The output pin signal LO1/HO1 of the driver module corresponds to the MCPWM function output of GPIO P0.10/P0.13, LO2/HO2 corresponds to the MCPWM function output of GPIO P0.11/P0.14, and LO3/HO3 corresponds to the MCPWM function output of GPIO P0.12/P0.15.

The MCPWM_SWAP register must be set for the integrated pre-drive chip, otherwise the PWM cannot be output normally. Write 0x67 to such register to write BIT[0] to 1, and write other values to write BIT[0] to 0. When the value of MCPWM_SWAP is 1, it is used to include the pre-drive chip application environment. The sequence is converted within the logic to facilitate the interconnection of the chip and the drive chip. In general applications, only three sets of MCPWM channels are required, so only three sets of sequences are converted.

21.2.1 3P3N Type Gate Drive Module

A 51ohm resistor is recommended between LO1/2/3 and the NMOS gate, HO1/2/3 and the PMOS gate when phase current is larger than 2A.

In applications where VCC is higher than 20V and the chip is not required to sleep, it is recommended to add a $1k\Omega$ - $2k\Omega$ shunt resistor between VCC and AVDD, and this resistor is placed between the input and output of the internal 5V LDO to share part of the heat dissipation. The resistor must



be placed at a distance from the chip.

The resistance value should be calculated according to the following formula:

R>=(VCC-AVDD)/I

Where, I is the total power dissipated on the 5V supply, including the power dissipated by the MCU and that dissipated by the 5V peripheral devices such as HALL.

With an external shunt resistor bridged, a 5.7V regulator should be placed at the AVDD pin.

At the same time, in the applications with a resistor between VCC and AVDD, it should be noted that the RC constant on RSTN should not be too large, and it is recommended to keep the RC constant at 1ms. That is, if there is no resistor outside the chip to 5V and the internal pull-up resistor is 100k, the capacitor on RSTN is selected as 10nF. If a 10k or 20k pull-up resistor is externally applied, the capacitor on RSTN is selected as 100nF.

There must be a decoupling capacitor higher than or equal to 100uF between the VCC pin and the ground.

The polarity of the gate drive module is as follows:

Table 21-4 Gate Drive Polarity Truth Table

{HIN, LIN}	HO	LO	
00	OFF	OFF	Shutdown of upper and lower tubes
01	OFF	ON	Lower tube conduction
10	ON	OFF	Upper tube conduction
11	OFF	OFF	The upper and lower tubes are connected simultaneously, and the hardware is under short-circuit protection




Figure 21-2 Schematic Diagram of Gate Drive Polarity



22 MOS

LKS32MC039PL5K6Q8B/LKS32MC039PL3K6Q8B/LKS32MC031PC6Q8C integrate a three-phase full bridge circuit composed of three pairs of MOS.

Table 22-8 LKS32MC039PL5K6Q8B MOS Parameter

Parameter		Min.	Тур.	Max.	Unit	Description	
Output current (I _{OUT})			2		А		
Ora stata nasistan as	R _{DSON_N}		170		0	VIN = 5V~24V, $I_{0UT} = 0.5A~2A$	
On-state resistance	R_{DSON_P}		250		mΩ	$V_{11} = 5V + 2\pi V$, $1001 = 0.5A^{-2}A$	

Table 22-9 LKS32MC039PL3K6Q8B MOS Parameter

Parameter			Тур.	Max.	Unit	Description	
Output current (I _{OUT})			1.5	2	А		
	R _{DSON_N}		170				
Ou state vesistaria	R _{DSON_P}		280		mΩ	$VIN = 4V, I_{OUT} = 1A \sim 2A$	
On-state resistance	R _{DSON_N}		140		1115.2		
	R _{DSON_P}		250			$VIN = 9V, I_{OUT} = 1A \sim 2A$	

LKS32MC039PL5K6Q8B/LKS32MC039PL3K6Q8B 驱动极性真值表

{DP DN}	Power tube status	OUT status
00	Upper tube off, lower tube on	OUT low impedance to GND
11	Upper tube on, lower tube off	OUT Low Impedance to VCC
01	Upper tube off, lower tube off	OUT Output High Impedance
10	Upper tube on, lower tube on	Power tube straight-through, forbidden

Table 22-10 LKS32MC031PC6Q8 MOS Parameter

Parameter		Min.	Тур.	Max.	Unit	Description
NMOS sink current (I _{OUT})				6.5	А	
PMOS pull current (I _{OUT})		-4.4			А	
On-state resistance	R _{DSON_N}		20.2	27		VGS = 4.5V, ID = 2A
	R _{DSON_P}		57	75.8	m ()	VGS =-4.5V, ID =-1.5A
	R _{DSON_N}		19.2	25	mΩ	VGS = 10V, ID = 3A
	R _{DSON_P}		44	57.2		VGS =-10V, ID =-2A






图 22-1 Typical Application Diagram of 3P3N Type Gate Drive Module



23 Special IO Multiplexing

Precautions for LKS03x special IO multiplexing

The SWD protocol consists of two signal lines: SWCLK and SWDIO. The former is a timer signal that, for the chip, is the input state and does not change the input state. The latter is a data signal that switches between an input state and an output state during data transmission for the chip, which defaults to the input state.

LKS03x can realize the function of multiplexing two IOs of SWD into other IOs. IO multiplexed by SWCLK is P1.8, and IO multiplexed by SWDIO is P1.9. The precautions are as follows:

- Multiplexing is disabled by default, and software is needed to write a 0 to SYS_IO_CFG[6] to enable the multiplexing. That is, after the hard reset of the chip is complete, the initial state is for SWD. The two IOs of the SWD have a pull-up inside the chip (the pull-up resistance of the chip is about 10K). When IO functions as SWD, the pull-up is turned on by default and cannot be turned off. When IO functions as GPIO, pull-up can be worked via GPIO1_PUE[8] and GPIO1_PUE[9]. P1.8 and P1.9 are fixed as SWD functions within 30ms of chip power-on reset, the software can write 0 to SYS_IO_CFG[6], but IO function switching takes effect after 30ms. LRC counting was used for 30ms with some deviation due to process reasons.
- When multiplexing is enabled, tools such as KEIL cannot directly access the chip, that is, Debug and erase download are unavailable. There are two options if you need to re-download the program.
- Firstly, it is recommended to use Linko dedicated offline downloader to erase. It is recommended to reserve a certain margin for the time for enabling software multiplexing, for example, approximately 100ms, to ensure that the offline downloader can be erased to prevent deadlock. The amount of margin is to ensure the success rate of offline downloader erasure. The larger the margin, the greater the probability of a successful one-time erase.
- Secondly, there is an exit mechanism inside the program. For example, the change of some other IO level (generally as input) indicates that the external needs to use SWDIO in software reconfiguration and de-multiplexing. At this point, the KEIL function can be restored.

In the packaging of SSOP24, QFN40, and SOP16L, SWDIO, SWCLK may have bonded with other IOs. At this point, it should be noted that other IO action may cause the chip to misinterpret the SWD action.

The considerations for SWCLK multiplexing are as follows:

- Multiplexing is disabled by default, and software is needed to enable the multiplexing. That is, after the hard reset of the chip, the initial state is used for SWCLK, which is pulled up inside the chip (the internal pull-up resistance of the chip is about 10K). Please pay attention if the initial level is required by the application.
- When multiplexing is enabled, tools such as KEIL cannot directly access the chip, that is, Debug and erase download are unavailable. There are two options if you need to re-download the program.



LKS32MC03x with built-in 3P3N Gate Driver

- Firstly, it is recommended to use Linko dedicated offline downloader to erase. It is recommended to reserve a certain margin for the time for enabling software multiplexing, for example, approximately 100ms, to ensure that the offline downloader can be erased to prevent deadlock. The amount of margin is to ensure the success rate of offline downloader erasure. The larger the margin, the greater the probability of a successful one-time erase.
- Second, there is an exit mechanism inside the program. For example, the change of some other IO level (generally as input) indicates that the external needs to use SWCLK in software reconfiguration and de-multiplexing. At this point, the KEIL function can be restored.

If only SWCLK is multiplexed and SWDIO is not multiplexed at this point, please refer to the above precautions.

RSTN signal is used for external reset pins for the LKS03x chip by default.

LKS03x can realize the functions of RSTN multiplexing into other IO. The multiplexed IO is P0.2. The precautions are as follows:

- Multiplexing is disabled by default, and software is needed to write a 1 to SYS_IO_CFG[5] to multiplex RSTN as a normal GPIO. That is, the initial state of the chip is used for RSTN, which is pulled up inside the chip (the internal pull-up resistance of the chip is about 100K). Please pay attention if the initial level is required by the application.
- The default state is RSTN. Program execution can only be started after RSTN is released normally. The application needs to ensure that RSTN has adequate protection, such as peripheral circuit pull-up. If capacitance can be added, it is better.
- When multiplexing is enabled, the RSTN function becomes invalid. If a hard reset of the chip is required, the source can only be powered down/watchdog.
- > RSTN multiplexing does not affect the use of KEIL.



24 Ordering Information

Tray Package:

Package Type	Quantity per disc/tube	Quantity in box	Quantity in case
SOP16/ESOP16L	3000/ disc	6000PCS	48000PCS
SSOP24	4000/ disc	8000PCS	64000PCS
SS0P24	50/ pipe	10000PCS	4000/100000PCS
QFN 8*8	260/ disc	2600PCS	15600PCS
QFN 4*4/5*5/6*6	490/ disc	4900PCS	29400PCS
QFN 3*3	5000/ disc	5000PCS	40000PCS
LQFP48/TQFP48 0707	250/ disc	2500PCS	15000PCS
LQFP64 1010	160/ disc	1600PCS	9600PCS
LQFP100 1414	90/disc	900PCS	5400PCS
TSSOP20/28	4000/ disc	8000PCS	64000PCS

Reel Package:

Package Type		Quantity per	Quantity per	Quantity boxes	Quantity
Раскаде	Туре	disc/tube	box	per case	per case
Braid -13 inches	SOP/ESOP8	4000	8000	8	64000
Braid -13 inches	SOP/ESOP16	3000	6000	8	48000
Braid -13 inches	SSOP24	4000	8000	8	64000
Braid -13 inches	TSSOP20	4000	8000	8	64000
Braid -13 inches	D/QFN3*3	5000	10000	8	80000
Braid -13 inches	D/QFN4*4	5000	10000	8	80000
Braid -13 inches	D/QFN5*5	5000	10000	8	80000
Pipe	SOP16	50	10000	10	100000
Pipe	SOP14/SSOP24	50	10000	10	100000
Pipe	TSSOP24	54	6480	6	38880



25 Version History

		Table 25-1 Document Version History
Time	Version No.	Description
04/11/2025	2.85	Add G2 module power-up speed
02/27/2025	2.84	Added MC039PL5 and MC039PL3 Truth Table
01/16/2025	2.83	Add Comparator flip voltage
11/28/2024	2.82	Update Vcc operating range of $G1/G2$, from 28V to 32V
11/21/2024	2.81	Description of Added ADC Saturation Range
11/11/2024	2.80	Device selection diagram modified
09/12/2024	2.79	Version No. synchronize
		Add instructions for use of pre-drive
09/19/2024	2.78	MOS information update
08/19/2024	2.77	Add pre-drive internal connection diagram
08/04/2024	2.76	Order package information updates to confirm package information
		by package type and package form
07/17/2024	2.75	Increase GPIO High Toggle Threshold and modify 031PC6Q8C pin
		definition
07/15/2024	2.74	031P pin assignment modified
07/04/2024	2.73	Update the operating temperature of MCU and driver module
06/04/2024	2.72	Update of electrical performance parameters
05/31/2024	2.71	LKS32MC031PC6Q8C PIN modified
05/29/2024	2.70	Add 031PC6Q8C
04/28/2024	2.69	Add 037Q2M6Q8C
04/10/2024	2.68	DAC description modified
04/02/2024	2.67	DAC adds description of software correction
03/20/2024	2.66	DAC added C version 1.2V range instructions
03/13/2024	2.65	Add C version description
02/20/2024	2.64	ESD data update
01/26/2024	2.63	Added 035E LDO module parameters
12/29/2023	2.62	035E/037F electrical performance parameter adjustment
12/12/2023	2.61	LKS32MC037FM6S8B PIN modified
11/09/2023	2.60	OPA OFFSET Adds the description, Renewal storage temperature
10/31/2023	2.59	VCC pin capacitance value revised
9/25/2023	2.58	Modified Pin temperature
7/28/2023	2.57	Add 038LY6Q8B
7/26/2023	2.56	Add DAC 1.2V range
6/4/2023	2.55	Add 035E and modify 037F pin distribution and parameters
5/23/2023	2.54	Delete 036D
4/11/2023	2.53	Modify package name
3/16/2023	2.52	Revise bits of data of UART

Table 25-1 Document Version History



r		
2/11/2023	2.51	Revise gate driver module G1 current parameter
2/8/2023	2.5	Revise 5V LDO input power
1/12/2023	2.49	Add characteristic of common mode voltage
1/9/2023	2.48	Add ordering information
11/28/2022	2.47	Revise the LRC clock frequency
11/24/2022	2.46	Revise 5V LDO output current
11/23/2022	2.45	Add 036D
11/21/2022	2.44	Update device selection table
11/12/2022	2.43	Update the LRC clock frequency and full temperature error range
11/7/2022	2.42	Add connection resistance between IO and internal analog circuit
10/28/2022	2.41	Add instructions for reading SYS_AFE_INFO to view chip version
10/25/2022	2.4	Revise name of version A/B
10/24/2022	2.31	Revise power supply
10/20/2022	2.3	Add 039D/039PL5/039PL3
10/12/2022	2.22	Add description of MCPWM_SWAP register
9/23/2022	2.21	Revise DateCode format
9/17/2022	2.2	Adjust 037Q Pin location
9/16/2022	2.11	034S has LDO inside.
9/6/2022	2.1	Add instructions of version A/B
8/11/2022	2.0	Split 3P3N, 6N and MCU model DS
7/27/2022	1.91	Add 034S
E (04 (0000	1.9	Rollback ADC_CH6/7 pin position revision, the second revision time
7/21/2022		is tentatively scheduled for 2022.10
(12/2022	1.0	Adjust ADC_CH6/7 Pin location, correct pin multiplexing table. DAC
6/2/2022	1.8	range is changed from 3.0V to 4.8V
3/8/2022	1.7	Add 034D
2/28/2022	1.6	Add 037Q
2 /22 /2022	1 5	Revise ADC channel number and CMP channel number, remove
2/22/2022	1.5	ADC_CH8 in pin function
1 /24 /2022	1 4	Revise P0.4, P0.6 Comparator 0 positive input number; Add P0.8 for
1/24/2022	1.4	033
11/9/2021	1.3	Add 038
11/3/2021	1.2	Add 033, 037F
9/7/2021	1.1	Revised description for VCC power section
9/2/2021	1.0	Initial version



Disclaimer

LKS and LKO are registered trademarks of Linko.

Linko tries its best to ensure the accuracy and reliability of this document, but reserves the right to change, correct, enhance, modify the product and/or document at any time without prior notice. Users can obtain the latest information before placing an order.

Customers should select the appropriate Linko product for their application needs and design, validate and test your application in detail to ensure that it meets the appropriate standards and any safety, security or other requirements. The customer is solely responsible for this.

Linko hereby acknowledges that no intellectual property licenses, express or implied, are granted to Linko or to third parties.

Resale of Linko products on terms other than those set forth herein shall void any warranty warranties made by Linko for such products.

Prohibited for military use or life care and maintenance systems.

For earlier versions, please refer to this document.

